TOSHIBA



TOSHIBA CORPORATION

Semiconductor Company

Preface Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, "Points of Note and Restrictions".

CMOS 32-Bit Microcontrollers TMP92CM22FG

1. Outline and Device Characteristics

TMP92CM22 is high-speed advanced 32-bit microcontroller developed for controlling equipment, which processes mass data.

TMP92CM22FG is a microcontroller, which has a high-performance CPU (900/H1 CPU) and various built-in I/Os. TMP92CM22F is housed in a 100-pin flat package.

Device characteristics are as follows:

- (1) CPU: 32-bit CPU (900/H1 CPU)
 - Compatible with TLCS-900, 900/L, 900/L1, 900/H, and 900/H2's instruction code
 - 16 Mbytes of linear address space
 - General-purpose register and register banks
 - Micro DMA: 8 channels (250 ns/4 bytes at fSYS = 20 MHz, best case)
- (2) Minimum instruction execution time: 50 ns (at $f_{SYS} = 20$ MHz)
- (3) Internal memory
 - Internal RAM: 32 Kbytes (32-bit 1-clock access, programmable)
 - Internal ROM: None

RESTRICTIONS ON PRODUCT USE

070208EBP

- The information contained herein is subject to change without notice. 021023_D
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor
 devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical
 stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety
 in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such
 TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc. 021023_A

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. 021023_B
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106_Q
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third parties. 021023_C
- The products described in this document are subject to foreign exchange and foreign trade control laws. 060925_E
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions. 030619_S

- (4) External memory expansion
 - Expandable up to 16 Mbytes (Shared program/data area)
 - Can simultaneously support 8-/16-bit width external data bus ...Dynamic data bus sizing
 - Separate bus system
- (5) Memory controller
 - Chip select output: 4 channels
- (6) 8-bit timers: 4 channels
- (7) 16-bit timers: 2 channels
- (8) General-purpose serial interface: 2 channels
 - UART/synchronous mode
 - IrDA
- (9) Serial bus interface: 1 channel
 - I²C bus mode
 - Clock synchronous mode
- (10) 10-bit AD converter: 8 channels
- (11) Watchdog timer

(12) Interrupts: 41 interrupts

- 9 CPU interrupts: Software interrupt instruction and illegal instruction
- 25 internal interrupts: Seven selectable priority levels
- 7 external interrupts: Seven selectable priority levels (INT0 to INT5 and $\overline{\rm NMI}$) (INT0 to INT3 selectable edge or level interrupt)

(13) Input/output ports: 50 pins (exclude Data bus 8-bit, Address bus 24-bit and RD pin)

(14) Standby function

• Three HALT modes: IDLE2 (Programmable), IDLE1, STOP

(15) Dual-clock controller

- PLL: $fc = fOSCH \times 4$ (fc = 40 MHz at fOSCH = 10 MHz)
- Clock gear function: Select a high-frequency clock fc to fc/16

(16) Operating voltage

• DVCC = 3.0 V to 3.6 V (fc max = 40 MHz)

(17) Package

100-pin QFP: P-LQFP100-1414-0.50F



2. Pin Assignment and Functions

The assignment of input/output pins for the TMP92CM22FG, their names and functions are as follows.

2.1 Pin Assignment

Figure 2.1.1 shows the pin assignment of the TMP92CM22FG.



Figure 2.1.1 Pin Assignment Diagram (100-Pin QFP)

2.2 Pin Names and Functions

The following tables show the names and functions of the input/output pins.

Pin Names	Number of Pins	I/O	Functions
D0 to D7	8	I/O	Data (Lower): Data bus D0 to D7.
P10 to P17		I/O	Port 1: I/O port that allows I/O to be selected at the bit level.
	8		(when used to the external 8-bit bus.)
D8 to D15		I/O	Data: Data bus D8 to D15.
P40 to P47	8	I/O	Port 4: I/O port.
A0 to A7		Output	Address: Address bus A0 to A7.
P50 to P57	8	I/O	Port 5: I/O port.
A8 to A15		Output	Address: Address bus A8 to A15.
P60 to P67	8	I/O	Port 6: I/O port.
A16 to A23	-	Output	Address: Address bus A16 to A23.
P70	1	Output	Port 70: Output port.
RD		Output	Read: Strobe signal for reading external memory.
P71	1	Output	Port 71: Output port.
WRLL		Output	Write: Strobe signal for writing data to pins D0 to D7.
P72	1	Output	Port 72: Output port.
WRLU		Output	Write: Strobe signal for writing data to pins D8 to D15.
P73	1	Output	Port 73: Output port
P74	1	Output	Port 74: Output port.
CLKOUT		Output	Clock: Output system clock.
P75	1	Output	Port 75: Output port.
R/ W		Output	Read/write: This port is 1 when read and dummy cycle. This port is 0 when write cycle.
P76	1	I/O	Port 76: VO port
WAIT P80		Input	Wait: Pin used to request bus wait to CPU. Port 80: Output port.
	1	Output Output	Chip select 0: Outputs 0 when address is within specified address area.
P81		Output	Port 81: Output port.
CS1	1	Output	Chip select 1: Outputs 0 when address is within specified address area.
P82		Output	Port 82: Output port.
$\overline{CS2}$	1 🗸	Output	Chip select 2: Outputs 0 when address is within specified address area.
P83		Output	Port 83: Output port.
CS3	1	Output	Chip select 3: Outputs 0 when address is within specified address area.
P90	$\land \land$	I/O	Port 90: I/O port
SCK		NI/O	Serial bus interface clock I/O data at SIO mode.
P91		1/0	Port 91: I/O port.
SO	()	Output	Serial bus interface send data at SIO mode.
SDA		I/O	Serial bus interface send/receive data at I ² C mode.
		\bigcirc	(Open-drain output mode by programmable.)
P92	\rightarrow	10/	Port 92: I/O port.
SI	1	Input	Serial bus interface receive data at SIO mode.
SCL	\geq	I/O	Serial bus interface clock I/O data at I ² C mode.
			(Open-drain output mode by programmable.)
PA0 to PA2,	4	Input	Port A0 to A2, A7: Input port (with pull-up resistor).
PA7		•	

Table 2.2.1 Pin Names and Functions (1/2)

Pin Names	Number of Pins	I/O	Functions
PC0	1	I/O	Port C0: I/O port.
TAOIN		Input	Timer input: 8-bit timer A0 input.
PC1		I/O	Port C1: I/O port.
INT1	1	Input	Interrupt request pin 1: Interrupt request pin with programmable level/rising edge/falling edge.
TA1OUT		Output	Timer output: 8-bit timer A0 or timer A1 output.
PC3	1	I/O	Port C3: I/O port.
INT0		Input	Interrupt request pin 0: Interrupt request pin with programmable level/rising edge/falling edge.
PC5		I/O	Port C5: I/O port.
INT2	1	Input	Interrupt request pin 2: Interrupt request pin with programmable level/rising edge/falling edge.
TA3OUT		Output	Timer output: 8-bit timer A2 or timer A3 output.
PC6		I/O	Port C6: I/O port.
INT3	1	Input	Interrupt request pin 3: Interrupt request pin with programmable level/rising edge/falling edge.
TB0OUT0		Output	Timer output: 16-bit timer B0 output.
PD0		I/O	Port D0: I/O port.
INT4	1	Input	Interrupt request pin 4: Interrupt request pin with programmable rising edge/falling edge.
TB1IN0		Input	Timer input: 16-bit timer B1 input 0
PD1		I/O	Port D1: I/O port.
INT5	1	Input	Interrupt request pin 5: Interrupt request pin with programmable rising edge/falling edge.
TB1IN1		Input	Timer input: 16-bit timer B1 input 1.
PD2	1	I/O	Port D2: I/O port.
TB1OUT0	'	Output	Timer output: 16-bit timer B1 output 0.
PD3	1	I/O	Port D3: I/O port.
TB1OUT1		Output	Timer output: 16-bit timer B1 output 1.
PF0	1	I/O	Port F0: I/O port.
TXD0	1	Output	Serial send data 0: (Open-drain output mode by programmable.)
PF1	1	I/O	Port F1: I/O port.
RXD0	I	Input	Serial receive data 0.
PF2		I/O	Port F2: I/O port.
SCLK0	1	I/O	Serial 0 clock I/O.
CTS0		Input	Serial data send enable 0 (Clear to send).
PF3	1	1/0	Port F3: I/O port.
TXD1		Output	Serial send data 1: (Open-drain output mode by programmable.)
PF4		1/0	Port F4: I/O port.
RXD1	I	Input	Serial receive data 1.
PF5		I/O	Port F5: I/O port.
SCLK1	$\langle 1 \rangle$	I/O	Serial 1 clock I/O.
CTS1		Input	Serial data send enable 1 (Clear to send).
PF6 to PF7	2	_//o	Port F6 to F7: I/O port.
PG0 to PG7	()	Input	Port G0 to G7: Input port.
AN0 to AN7	8	Input	Analog input 0 to 7: Pin used to input to AD converter.
ADTRG		Input	AD trigger: Pin used to request AD converter start (Share with PG3).
NMI	\rightarrow	Input	Non-Maskable interrupt request pin.
			Operation mode:
AM0, AM1	2	Input	Fixed to AM1 = "0", AM0 = "1": External 16-bit bus start, 8-/16-bit dynamic sizing.
	~		Fixed to AM1 = "1", AM0 = "0": External 8-bit bus start, 8-/16-bit dynamic sizing.
X1/X2	2	I/O	High-frequency oscillator connection pin.
RESET	1	Input	Reset: Initialize TMP92CM22 (Schmitt input, with pull-up resistor).
VREFH	1	Input	Pin for reference voltage input to AD converter (H).
VREFL	1	Input	Pin for reference voltage input to AD converter (L).
AVCC	1		Power supply pin for AD converter.
AVSS	1		GND pin for AD converter (0 V).
DVCC	3		
			Power supply pins (All Vcc pins should be connected with the power supply pin).
DVSS	4	-	GND pins (0 V) (All DVSS pins should be connected with GND (0 V)).

3. Operation

This section describes the basic components, functions and operation of the TMP92CM22.

3.1 CPU

The TMP92CM22 incorporates a high-performance 32-bit CPU (The TLCS-900/H1 CPU). For a description of this CPU's operation, please refer to the section of this data book which describes the TLCS-900/H1 CPU.

The following sub-sections describe functions peculiar to the CPU used in the TMP92CM22; these functions are not covered in the section devoted to the TLCS-900/H1 CPU.

3.1.1 Outline

"TLCS-900/H1 CPU" is high-speed and high-performance CPU based on "TLCS-900/L1 CPU". "TLCS-900/H1 CPU" has expanded 32-bit internal and external data bus to process instructions more quickly.

Outline of "TLCS-900/H1" CPU are as follows

Width of CPU address bus	24 bits
Width of CPU data bus	32 bits
Internal operating frequency	20 MHz
Minimum bus cycle	1-clock access
\swarrow	(50 ns at 20 MHz)
Function of data bus sizing	8 bits
Internal RAM	32 bits
	1-clock access
Internal I/O	8-/16-bit 2-clock access 900/H1 I/O
$((\leq))$	8-/16-bit 5-to 6-clock access 900/H1 I/O
External device	8 bits
(7)	2-clock access (can insert some waits)
Minimum instruction execution cycle	1 clock (50 ns at 20 MHz)
Conditional jump	2 clocks (100 ns at 20 MHz)
Instruction queue buffer	12 bytes
Instruction set	Compatible with TLCS-900, 900/L, 900/H, 900/L1, and 900/H2
	instruction codes (However, NORMAL, MAX, MIN, and LDX
	instructions is deleted)
CPU mode	Only maximum mode
Micro DMA	8 channels

Table 3.1.1 Outline of CPU

3.1.2 Reset Operation

When resetting the TMP92CM22 microcontroller, ensure that the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then hold the RESET input to low for at least 20 system clocks (16 μ s at fc = 40 MHz).

When the reset has been accepted, the CPU performs the following:

• Sets the program counter (PC) as follows in accordance with the reset vector stored at address FFFF00H to FFFF02H:

		Data in location FFFF00H
		Data in location FFFF01H
PC<23:16>	←	Data in location FFFF02H

- Sets the stack pointer (XSP) to 00000000H.
- Sets bits <IFF0:2> of the status register (SR) to 111 (Thereby setting the interrupt level mask register to level 7).
- Clears bits <RFP0:1> of the status register to 00 (Thereby selecting register bank 0).

When the reset is released, the CPU starts executing instructions according to the program counter settings. CPU internal registers not mentioned above do not change when the reset is released.

When the reset is accepted, the CPU sets internal I/O, ports and other pins as follows.

- Initializes the internal I/O registers as "Table of Special Function Registers (SFRs)" in Section 5.
- Sets the input or output port to general-purpose input port.

Internal reset is released as soon as external reset is released and RESET input pin is set to "H". The operation of memory controller cannot be insured until power supply becomes stable after power-on reset. The external RAM data provided before turning on the TMP92CM22 may be spoiled because the control signals are unstable until power supply becomes stable after power on reset.

Figure 3.1.1 shows the timing of a reset for the TMP92CM22.



3.1.3 Outline of Operation Mode

Set AM1 and AM0 pins to "10" to use 8-bit external bus, or set it to "01" to use 16-bit external bus.

 $(\overline{\Omega})$

Table 3.1.2 Opera	ation Mode Setup	Table 🛇 🖯	YM
Operation	Mod	e Setting Input	Pin
Operation	RESET	AM1	AM0
16-bit external bus start 8-/16-bit dynamic bus sizing			1
8-bit external bus start			0
8-/16-bit dynamic bus sizing			0

3.2 Memory Map

Figure 3.2.1 shows memory map of TMP92CM22.



Be careful to use extend memory.

3.3 Clock Function and Standby Function

TMP92CM22 contains (1) Clock gear, (2) Standby controller and (3) Noise-reducing circuit. It is used for low-power, low-noise systems.

- This chapter is organized as follows:
 - 3.3.1 Block Diagram of System Clock
 - 3.3.2 SFRs
 - 3.3.3 System Clock Controller
 - 3.3.4 Clock Doubler (PLL)
 - 3.3.5 Noise Reduction Circuits
 - 3.3.6 Standby Controller

The clock operating modes are as follows: (a) Single clock mode (X1 and X2 pins only), (b) Dual clock mode (X1, X2 pins and PLL). Figure 3.3.1 shows a transition figure.

Reset (f_{OSCH}/32) Release reset Instruction IDLE2 mode Interrupt Instruction (I/O operation) NORMAL mode STOP mode Interrupt Instruction (Stop all circuit) (fOSCH/gear value/2) IDLE1 mode Interrupt (Operate only oscillator) Single clock mode transition figure (a) Reset (fosch/32) Release reset Instruction IDLE2 mode Instruction Interrupt NORMAL mode STOP mode (I/O operation) Interrupt Instruction (Stop all circuit) IDLE1 mode (fosch/gear value/2) Interrupt (Operate only oscillator) Instruction Instruction IDLE2 mode Interrupt (I/O operation) NORMAL mode Instruction (4 × fOSCH/gear value/2) IDLE1 mode Interrupt (Operate oscillator and PLL) (Using PLL) (b) Dual clock mode transition figure Figure 3.3.1 System Clock Block Diagram The clock frequency input from the X1 and X2 pins is called fosch and the clock frequency selected by SYSCR1<GEAR2:0> is called the clock fFPH. The system clock fSYS is defined as the divided 2 clocks of fFPH, and one cycle of fSYS is defined to as one state.

3.3.1 Block Diagram of System Clock



Figure 3.3.2 Block Diagram of Dual Clock and System Clock

3.3.2 SFRs

_		Т	7	6	6	5	4	3	2	1	0
- nh	bol		1		5	\sim		~ _	2	-	
	/rite	F	R/W			\sim	\sim	\sim	R/W ^		\sim
	set	· ·	1	\sim		\sim		\sim	0		\sim
on		Alw	vays						Always		
0			e "1".						write "0".	$\langle () \rangle$	
nb	ool							-	GEAR2	GEAR1	GEAR0
Wr	rite						\sum	(M)	
es	set			/				0	1	0	0
on								Always write "0".	frequency 000: High-1 010: High-1 010: High-1 011: High-1 100: High-1 100: High-1 101: 110: 111:	frequency os frequency os frequency os frequency os frequency os Reserved	scillator scillator/2 scillator/4 scillator/8 scillator/16
	loc		-			WUPTM1	WUPTM0	HALTM1	HALTMO	SELDRV	DRVE
	rite	F	R/W					1	W		
es on	set		0 /ays		\geq	1 Select WU		1 Select HAL		0 <drve></drve>	0 1: Pin
		writ	e "0".			10: 2 ¹⁴ /Inp	ved It frequency ut frequency ut frequency	00: Reserve 01: STOP r 10: IDLE1 r 11: IDLE2 r	node node	Select using mode 0: STOP 1: IDLE1	state control in STOP/ IDLE1 mode
te	:	The	unassię	gned re	gister	, SYSCR0<	bit6:3>, SYS	CR0 <bit1:0>,</bit1:0>	SYSCR1 <bi< td=""><td>t7:4>, and S</td><td>SYSCR2<bit6></bit6></td></bi<>	t7:4>, and S	SYSCR2 <bit6></bit6>
		RD a	s unde	efined v	alue.)	$\overline{(n)}$	$\langle \rangle$			
					7 Eim		SFR for Sy) (stom Class	k		
) (1) (1)	>					IX.		
	$\bigwedge () \land \bigwedge$) ((> ((\rightarrow				

						r	r		
		7	6	5	4	3	2	1	0
PLLCR	Bit symbol	PLLON	FCSEL	LWUPFG					
(10E8H)	Read/Write	R/	W	R					
	After reset	0	0	0					
	Function	0: PLL	0: fc =	PLL					
		stop	OSCH	warm-up			<		
		1: PLL	1: fc =	flag					
		run	PLL (× 4)	0: Don't				()	
				end up or stop				4()/	
				1: End up			6		
l				1. Liiu up					
							$\langle \rangle \rangle / \langle \rangle$	\mathcal{I}	
	Note:	Logic of PLL	CR <lwupf< td=""><td>G> is differe</td><td>nt DFM of 90</td><td>0/L1.</td><td>$\langle \rangle$</td><td></td><td></td></lwupf<>	G> is differe	nt DFM of 90	0/L1.	$\langle \rangle$		
							$\langle () \rangle$		
				Figure 3.3	3.4 SFR f	or PLI	\sim		
				r iguro o				. ((\sim
								21	
						$\overline{\Omega}$	\geq	4	\searrow
		7	6	5	4	(3)	2 🛇	(\mathbf{p})	0
	Bit symbol	PROTECT	~ _	<u> </u>	4	\sim	EXTIN	DRVOSCH	
EMCCR0 (10E3H)	Read/Write	R			\rightarrow	\rightarrow	EATIN	R/W	
(102011)					\neg	\sim		R/W	4
	After reset	0			\square	>	0		1
	Function	Protect		($\sim >$		1: fc external	fc oscillator	Always write "1".
		0: OFF			$(\)$		clock	driver ability	white I.
		1: ON		20				1: Normal	
								0: Weak	
EMCCR1	Bit symbol	-			\searrow))		
(10E4H)	Read/Write			(())			\checkmark		
	After reset		Switching	the protect (ON/OFF by w	vrite to follow	ing 1st-KEY	, 2nd-KEY	
	Function		1st-KE	Y: EMCCR1	= 5AH, EMC	CR2 = A5H i	n successior	n write	
EMCCR2	Bit symbol		2nd-KE	Y: EMCCR1	= A5H, EMC	CCR2 = 5AH	in successio	n write	
(10E5H)	Read/Write					$\langle \sim \rangle$			
	After reset	\frown	$(// \uparrow)$			\geq			
	Function				$(\overline{\Omega} \overline{\Lambda} $	~			
l	-	$\langle \langle \rangle$		\sim	$(\forall f)$				
		\sim							

Note: In case restarting the oscillator in the stop oscillation state (e.g. Restart the oscillator in STOP mode), set EMCCR0<DRVOSCH>, <DRVOSCL>= "1".



3.3.3 System Clock Controller

The system clock controller generates the system clock signal (f_{SYS}) for the CPU core and internal I/O. It is used as input that fc outputted from high-frequency oscillation circuit and PLL (Clock doubler) SYSCR1<GEAR2:0>, SYSCR1<GEAR2:0> sets the high-frequency clock gear to either 1, 2, 4, 8, or 16 (fc, fc/2, fc/4, fc/8, or fc/16). These functions can reduce the power consumption of the equipment in which the device is installed.

Single clock mode is set by resetting, initialized to $\langle \text{GEAR2:0} \rangle = \text{``100''}$. This setting will cause the system clock (f_{SYS}) to be set to fc/32 (fc/16×1/2).

For example, f_{SYS} is set to 1.25 MHz when the 40MHz oscillator is connected to the X1 and X2 pins.

(1) Clock gear controller

fFPH is set according to the contents of the clock gear select register SYSCR1<GEAR2:0> to either fc, fc/2, fc/4, fc/8, or fc/16. Using the clock gear to select a lower value of fFPH reduces power consumption.

Example: Changing to a high-frequency gear SYSCR1 EQU 10E1H LD (SYSCR1), XXXX0100B

00B ; Changes system clock f_{SYS} to fc/32.

X: Don't care

(High-speed clock gear changing)

To change the clock gear, write the register value to the SYSCR1<GEAR2:0> register. It is necessary the warm-up time until changing after writing the register value.

There is the possibility that the instruction next to the clock gear changing instruction is executed by the clock gear before changing. To execute the instruction next to the clock gear switching instruction by the clock gear after changing, input the dummy instruction as follows (Instruction to execute the write cycle).







3.3.5 Noise Reduction Circuits

Noise reduction circuits are built in for reduction EMI (Unnecessary radius noise) and reinforcement EMS (Measure of endure noise), allowing implementation of the following features.

- (1) Reduced drivability for high-frequency oscillator
- (2) Single drive for high-frequency oscillator
- (3) SFR protection of register contents

These functions need setting by EMCCR0 to EMCCR2.

(1) Reduced drivability for high-frequency oscillator

(Purpose)

Reduces noise and power for oscillator when connect oscillator to outside.



The drivability of the oscillator is reduced by writing "0" to EMCCR0<DRVOSCH> register. By reset, <DRVOSCH> is initialized to "1" and the oscillator starts oscillation by normal drivability when the power supply is on.

Note: When use drivability reduction function of oscillator, please use in case of $f_{OSCH} = 4$ MHz to 10 MHz condition.

(2) Single drive for high-frequency oscillator

(Purpose)

Not need twin-drive and protect mistake operation by inputted noise to X2 pin when the external oscillator is used.



(Setting method)

The oscillator is disabled and starts operation as buffer by writing "1" to EMCCR0<EXTIN> register. X2 pin is always outputted "1".

By reset, <EXTIN> is initialized to "0".

(3) Runaway provision with SFR protection register

(Purpose)

Provision in runaway of program by noise mixing.

Write operation to specified SFR is prohibited so that provision program in runaway prevents that is in the state which is fetch impossibility by stopping of clock, memory control register (Memory controller) is changed.

And error handling in runaway becomes easy by INTPO interruption.

Specified SFR list

- 1. Memory controller B0CSL/H, B1CSL/H, B2CSL/H, B3CSL/H, BEXCSL/H, MSAR0, MSAR1, MSAR2, MSAR3, MAMR0, MAMR1, MAMR2, MAMR3, and PMEMCR
- 2. Clock gear (EMCCR1, EMCCR2 write enable) SYSCR0, SYSCR1, SYSCR2, and EMCCR0

(Operation explanation)

Execute and release of protection (write operation to specified SFR) becomes possible by setting up a double key to EMCCR1 and EMCCR2 registers.

(Double key)

1st-KEY: Succession writes in 5AH at EMCCR1 and A5H at EMCCR2. 2nd-KEY: Succession writes in A5H at EMCCR1 and 5AH at EMCCR2.

A state of protection can be confirmed by reading EMCCR0<PROTECT>.

By reset, protection becomes OFF.

And INTPO interruption occurs when write operation to specified SFR was executed with protection on state.

3.3.6 Standby Controller

(1) HALT modes

When the HALT instruction is executed, the operating mode switches to IDLE2, IDLE1, or STOP mode, depending on the contents of the SYSCR2<HALTM1:0> register.

The subsequent actions performed in each mode are as follows:

a. IDLE2: Only the CPU halts.

The internal I/O is available to select operation during IDLE2 mode by setting the following register.

Table 3.3.1 shows the registers of setting operation during IDLE2 mode.

Internal I/O	SFR
TMRA01	TA01RUN <i2ta01></i2ta01>
TMRA23	TA23RUN <i2ta23></i2ta23>
TMRB0	TBORUN<12TB0>
TMRB1	TB1RUN <i2tb1></i2tb1>
SIO0	SC0MOD1 <i2s0></i2s0>
SIO1 (C	SC1MOD1 <i2s1></i2s1>
AD converter	ADMOD1 <i2ad></i2ad>
WDT C	WDMOD <i2wdt></i2wdt>
SBI	SBI0BR0 <i2sbi0></i2sbi0>

Table 3.3.1 SFR Seting Operation during IDLE2 Mode

- b. IDLE1:Only internal oscillator operates.
- c. STOP: All internal circuit stop.

The operation of each of the different HALT modes is described in Table 3.3.2.

	HALT Mode	IDLE2	IDLE1	STOP
	SYSCR2 <haltm1:0></haltm1:0>	11	10	01
	CPU		Stop	
block	I/O port	Keep the state when the HALT instruction is executed.	Refer Table 3.3	3.5, Table 3.3.6
Operation	TMRA, TMRB SIO, *SBI AD converter WDT	* Selection enable operation block to programmable	St	ор

Table 3.3.2 Each Block Operation in HALT Mode

*: Except clocked-synchronous 8-bit SIO mode for SBI.

(2) How to release the HALT mode

These halt states can be released by resetting or requesting an interrupt. The halt release sources are determined by the combination between the states of interrupt mask register <IFF2:0> and the HALT modes. The details for release the halt status are shown in Table 3.3.3.

• Released by requesting an interrupt

The operating released from the HALT mode depends on the interrupt enabled status. When the interrupt request level set before executing the HALT instruction exceeds the value of interrupt mask register, the interrupt due to the source is processed after release the HALT mode, and CPU status executing an instruction that follows the HALT instruction. When the interrupt request level set before executing the HALT instruction is less than the value of the interrupt mask register, release the HALT mode is not executed. (In non-maskable interrupts, interrupt processing is processed after release the HALT mode regardless of the value of the mask register.) However only for INT0 to INT3 interrupts, even if the interrupt request level set before executing the HALT mode is executed. In this case, interrupt processing, and CPU starts executing the instruction next to the HALT instruction, but the interrupt request flag is held at "1".

• Release by resetting

Release all halt status is executed by resetting.

When the STOP mode is released by RESET, it is necessary enough resetting time (Refer Table 3.3.4) to set the operation of the oscillator to be stable.

When release the HALT mode by resetting, the internal RAM data keeps the state before the "HALT" instruction is executed. However the other settings contents are initialized. (Release due to interrupts keeps the state before the "HALT" instruction is executed.)

Status of Received Interrupt		tus of Received Interrupt	Interrupt Enable (Interrupt level) ≥ (Interrupt mask)			Interrupt Disable (Interrupt level) < (Interrupt mask)		
		HALT Mode	Programmable IDLE2	IDLE1	STOP	Programmable IDLE2	IDLE1	STOP
		NMI	•	•	•	<u> </u>	_	_
se	INTWDT INT0 to 3 (Note1) INT4 to 5 INT4 to 3	•	×	×		-	-	
elea		INT0 to 3 (Note1)	•	•	♦*1	$\langle \rangle \rangle$	0	°*1
ate r		INT4 to 5	•	×	×	×	×	×
Tst	Interrupt	INTTA0 to 3,	•	×	× へ	(×	×
of HALT :	Int	INTTB00, 01, 10, 11, O0, O1	•	×	×		×	×
of F		INTRX0 to 1, TX0 to 1	•	×	×	×	×	×
Source		INTAD	•	×	× (()	×	×
SoL		INTSBE0	•	×	×	×	×	×
		Reset			Initiali	ze LSI	\sim	

Table 3.3.3 Source of Halt State Release and Halt Release Operation

- •: After release the HALT mode, CPU starts interrupt processing.
- •: After release the HALT mode, CPU resumes executing starting from instruction following the HALT instruction. (Interrupt don't process.)
- ×: It can not be used to release the HALT mode.
- -: The priority level (Interrupt request level) of non-maskable interrupts is fixed to 7, the highest priority level. There is not this combination type.
- *1: Release the HALT mode is executed after passing the warm-up time.
- Note 1: When the HALT mode is released by INT0 to INT3 interrupts of the level mode in the interrupt enabled status, hold this level until starting interrupt processing. Changing level before holding level, interrupt processing is correctly started.
- Note 2: When use external interrupt INT4 to INT5 are used during IDLE2 mode, set 16-bit timer RUN register TB1RUN<I2TB1> to "1".

(Example release HALT mode)

An INTO interrupt release the halt state when the device is in IDLE1 mode.



(3) Operation

a. IDLE2 mode

In IDLE2 mode only specific internal I/O operations, as designated by the IDLE2 setting register, can take place. Instruction execution by the CPU stops.

Figure 3.3.6 illustrates an example of the timing for clearance of the IDLE2 mode halt state by an interrupt.



Figure 3.3.6 Timing Chart for IDLE2 Mode Halt State Released by Interrupt

b. IDLE1 mode

In IDLE1 mode, only the internal oscillator operates. The system clock stops.

And, pin state in IDLE1 mode depend on setting SYSCR2<SELDRV, DRVE> register. Table 3.3.5, Table 3.3.6 shows pin state in IDLE1 mode.

In the halt state, the interrupt request is sampled asynchronously with the system clock; however, clearance of the halt state (e.g., restart of operation) is synchronous with it.

Figure 3.3.7 shows the timing for release of the IDLE1 mode halt state by an interrupt.



Figure 3.3.7 Timing Chart for IDLE1 Mode Halt State Released by Interrupt

c. STOP mode

When STOP mode is selected, all internal circuits stop, including the internal oscillator pin status in STOP mode depends on the settings in the SYSCR2<SELDRV, DRVE> register. Table 3.3.5, Table 3.3.6 shows the state of these pins in STOP mode.

After STOP mode has been released system clock output starts when the warm-up time has elapsed, in order to allow oscillation to stabilize. Warm-up time set by SYSCR2<WUPTM1:0> register. See the sample warm-up times in Table 3.3.4.

Figure 3.3.8 illustrates the timing for release of the STOP mode halt state by an interrupt.



Figure 3.3.8 Timing Chart for STOP Mode Halt State Released by Interrupt

Table 3.3.4	Sample Wa	rm-up Time	s after Rreleas	se of STOP	Mode
$\langle \rangle / \neg$					40.000

		at f _{OSCH} = 10 MHz
	SYSCR2 <wuptm1:0></wuptm1:0>	
01 (2 ⁸)	10 (2 ¹⁴)	11 (2 ¹⁶)
25.6 μs	1.638 ms	6.554 ms

		Input Buffer State								
		Input Buffer State Input Buffer State In HALT mode (IDLE1/STC					OP)			
Port	Input		Input But	fer State	Input Bu	iter State		A (Note)	Condition	-
Name	Function Name	During	When	When	When	When	When	When	When	When
	Indiffe	Reset	Used as	Used as	Used as	Used as	Used as	Used as	Used as	Used as
			function Pin	Input Port	function Pin	Input Port	function Pin	Input Port	function Pin	Input Port
D0-D7	D0-D7		ON	-	1 111		1 111		1 111	-
P10-P17	D8-D15		upon external		OFF		OFF		OFF	
P40-P47		OFF	read					$\overline{\gamma}$		
P50-P57	_						$\langle ($	// 5)		
	_		_		_			\mathcal{S}	_	
P60-P67					OFF	OFF	-	OFF		OFF
P76	WAIT				UFF			17		
P90	SCK					1		/		
P91	SDA		ON		ON	1	OFF		OFF	
P92	SI SCL							(\searrow
PA0-PA7(*1)	-		-		-	ON /	\	ON	-	ON
PC0	TA0IN					OFF	OFF	OFF	OFF	OFF
PC1	INT1				()	\sim			90/	
PC3	INT0				20	ON	ON	ON	ON	ON
PC5	INT2				$\lambda()$			\sim		
PC6	INT3		ON	ON	ÔN			\sim		
PD0	INT4,				()	\geq	$\left(\Omega \right)$	\sim		
PD0	TB1IN0			6	\sim		OFF))	OFF	
PD1	INT5,	ON		20		OFF		9	011	
FDT	TB1IN1				\sim					
PD2	-				\searrow))			
PD3	-		-	(())) –		\searrow		-	
PF0	-			\sim	/					
PF1	RXD0		((\sim		$\langle \rangle$				
PF2	SCLK0, CTS0		ON	\bigcirc	ON	ON	OFF	OFF	OFF	OFF
PF3	-		$(\overline{G}/$		-4	OFF	-		-	
PF4	RXD1)		\sim				
PF5	SCLK1, CTS1	$\langle \rangle$	ON	\langle	ØN	ON	OFF		OFF	
PF6	-	\searrow			$\langle \rangle$					
PF7	-			$\langle -$	\geq					
PG0-2,			-	ON			-		-	
PG4-7(*2)	\sim	OFF		upon		OFF				
PG3(*2)	ADTRG	\sum		port read						
NMI	$\langle \bigcirc \rangle$									
RESET(*1)	$\left(\left(- \right) \right)$	ON	ON		ON	_	ON	_	ON	_
AM0,1		\land		γ						
X1	$ \leq $	(())						

Table 3.3.5 Input Buffer State Table

ON: The buffer is always turned on. A current flows *1: Port having a pull-up/pull-down resistor. the input buffer if the input pin is not driven.

OFF: The buffer is always turned off.

–: No applicable

Note: Condition A/B are as follows.

SYSCR2 re	gister setting	HALT mode		
<drve></drve>	<seldrv></seldrv>	IDLE1	STOP	
0	0	Condition B	Condition A	
0	1	Condition A	Condition A	
1	0	Condition B	Condition B	
1	1	CONULION D	Condition B	

*2: AIN input does not cause a current to flow through the buffer.

Condition A

					0	utput Buffer	State				
			When the	e CPU is	1	IALT		HALT mode (IDLE1/STO	>)	
Port	Output		Opera	ating		IDLE2)	Condition	ndition A (Note) Co		B (Note)	
Name	Function Name	During Reset	When Used as Function Pin	When Used as Output Port	When Used as Function Pin	When Used as Output Port	When Used as Function Pin	When Used as Output Port	When Used as Function Pin	When Used as Output Port	
D0-D7	D0-D7		ON upon	-		-				-	
P10-P17	D8-D15	OFF	external read		OFF				OFF		
P40-P47	A0-A7						6	77~			
P50-P57	A8-A15						$\langle \langle \langle \rangle \rangle$	$(\langle \rangle)$			
P60-P67	A16-A23										
P70	RD						OFF	S			
P71	WRLL	ON	ON		ON				ON		
P72	WRLU					(\sim		\bigcirc		
P73	WRUL					41		2	$(\) $		
P74	WRUU						$\langle \rangle$	\mathcal{L}			
P75	R/W					((//<			\sim		
P76	_	OFF	-		-		/ - /		$\langle \rangle \rangle$		
P80	CS0				(\sim			9		
P81	CS1				6		(\sim	· · · · · · · · · · · · · · · · · · ·		
P82	CS2	ON	ON			$\leq \langle \langle \rangle \rangle$	\searrow		()		
P83	CS3		ON		ON		OFF		ON		
P90	SCK				$\neg(\bigcirc$	}		5)			
P91	SO			\bigwedge							
P92	SCL			ON	\sim	ØN		OFF		ON	
PC0	-		-		\sim		()	Orr	-		
PC1	TA1OUT		ON)) ON		OFF		ON		
PC3	-		- /	()	_	\wedge	<u> </u>		-		
PC5	TA3OUT		ON (()	ON		OFF		ON		
PC6	TB0OUT			\sum		$\langle \leq \rangle$	011				
PD0	-		(Ω)	<u></u>			_		_		
PD1	-	OFF)							
PD2	TB1OUT0	7/)) ON			()					
PD3	TB1OUT1				ON		OFF		ON		
PF0	TXD0		ON								
PF1	-		>-						-		
PF2	SCLK0	2	ON		ON		OFF		ON		
PF3	TXD1 🔪	\sum		\wedge							
PF4			-	1	_		_		_		
PF5	SCLK1))	ON		ON		OFF		ON		
PF6	$\overline{\langle - c \rangle}$	Y,	s -C	\bigcirc	_		_		_		
PF7		($(\land \land$))							
X2			/s furned on	<u> </u>	ON		IDLE	1: ON, STOP:	High level o	utput	

Table 3.3.6 Output Buffer State Table

ON: The buffer is always turned on. When the bus is released, however ,output buffers for some pins are turned off. OFF: The buffer is always turned off.

OFF: The buller is always turned

-: No applicable

Note: Condition A/B are as follows.

SYSCR2 re	gister setting	HALT mode		
<drve></drve>	<seldrv></seldrv>	IDLE1	STOP	
0	0	Condition B	Condition A	
0	1	Condition A	Condition A	
1	0	Condition B	Condition B	
1	1	Condition B	Condition B	

3.4 Interrupt

Interrupts of TLCS-900/H1 are controlled by the CPU interrupt mask flip-flop (IFF2:0) and by the built-in interrupt controller.

The TMP92CM22 has a total of 41 interrupts divided into the following types:

Interrupts generated by CPU: 9 sources

(Software interrupts: 8 sources, illegal instruction interrupt: 1 source)

External interrupts (MII and INT0 to INT5): 7 sources

Internal I/O interrupts: 17 sources

High-speed DMA interrupts: 8 sources

A individual interrupt vector number (Fixed) is assigned to each interrupt.

One of six priority level (Variable) can be assigned to each maskable interrupt.

The priority level of non-maskable interrupts are fixed at 7 as the highest level.

When an interrupt is generated, the interrupt controller sends the priority of that interrupt to the CPU. If multiple interrupts is generated simultaneously, the interrupt controller sends the interrupt with the highest priority to the CPU. (The highest priority is level 7 using for non-maskable interrupts.)

The CPU compares the priority level of the interrupt with the value of the CPU interrupts mask register <IFF2:0>. If the priority level of the interrupt is higher than the value of the interrupt mask register, the CPU accepts the interrupt.

The interrupt mask register <IFF2:0> value can be updated using the value of the EI instruction (EI num sets <IFF2:0> data to num).

For example, specifying "EI3" enables the maskable interrupts which priority level set in the interrupt controller is 3 or higher, and also non-maskable interrupts.

Operationally, the DI instruction ($\langle IFF2:0 \rangle = 7$) is identical to the EI7 instruction. DI instruction is used to disable maskable interrupts because of the priority level of maskable interrupts is 1 to 6. The EI instruction is valid immediately after execution.

In addition to the above general-purpose interrupt processing mode, TLCS-900/H1 has a micro DMA interrupt processing mode as well. The CPU can transfer the data (1/2/4 bytes) automatically in micro DMA mode, therefore this mode is used for speed-up interrupt processing, such as transferring data to the internal or external peripheral I/O. Moreover, TMP92CM22 has software start function for micro DMA processing request by the software not by the hardware interrupt.

Figure 3.4.1 shows the overall interrupt processing flow.



3.4.1 General-purpose Interrupt Processing

When the CPU accepts an interrupt, it usually performs the following sequence of operations. That is also the same as TLCS-900/L, TLCS-900/H, and TLCS-900/L1.

(1) The CPU reads the interrupt vector from the interrupt controller.

If the same level interrupts occur simultaneously, the interrupt controller generates an interrupt vector in accordance with the default priority and clears the interrupt request.

(The default priority is already fixed for each interrupt: The smaller vector value has the higher priority level.)

- (2) The CPU pushes the value of program counter (PC) and status register (SR) onto the stack area (indicated by XSP).
- (3) The CPU sets the value which is the priority level of the accepted interrupt plus 1 (+1) to the interrupt mask register <IFF2:0>. However, if the priority level of the accepted interrupt is 7, the register's value is set to 7,
- (4) The CPU increases the interrupt nesting counter INTNEST by 1 (+1),
- (5) The CPU jumps to the address indicated by the data at address "FFFF00H + Interrupt vector" and starts the interrupt processing routine.

When the CPU completed the interrupt processing, use the RETI instruction to return to the main routine. RETI restores the contents of program counter (PC) and status register (SR) from the stack and decreases the interrupt nesting counter INTNEST by 1(-1).

Non-maskable interrupts cannot be disabled by a user program. Maskable interrupts, however, can be enabled or disabled by a user program. A program can set the priority level for each interrupt source. (A priority level setting of 0 or 7 will disable an interrupt request.)

If an interrupt request which has a priority level equal to or greater than the value of the CPU interrupt mask register <IFF2:0> comes out, the CPU accepts its interrupt. Then, the CPU interrupt mask register <IFF2:0> is set to the value of the priority level for the accepted interrupt plus 1(+1).

Therefore, if an interrupt is generated with a higher level than the current interrupt during it's processing, the CPU accepts the later interrupt and goes to the nesting status of interrupt processing.

Moreover, if the CPU receives another interrupt request while performing the said (1) to (5) processing steps of the current interrupt, the latest interrupt request is sampled immediately after execution of the first instruction of the current interrupt processing routine. Specifying DI as the start instruction disables maskable interrupt nesting.

A reset initializes the interrupt mask register <IFF2:0> to "7", disabling all maskable interrupts.

Table 3.4.1 shows the TMP92CM22 interrupt vectors and micro DMA start vectors. The address FFFF00H to FFFFFFH (256 bytes) is assigned for the interrupt vector area.

Default Priority	Туре	Interrupt Source	Vector Value	Address Refer to Vector	Micro DMA Start Vector
1		Reset or "SWI0" instruction	0000H	FFFF00H	
2		"SWI1" instruction	0004H	FFFF04H	
				FFFF04H	
3		"Illegal instruction" or "SWI2" instruction	0008H		
4	Nas	"SWI3" instruction	000CH	FFFF0CH	
5	Non- maskable	"SWI4" instruction	0010H	FFFF10H	
6	maskable	"SWI5" instruction	0014H	FFFF14H	
7		"SWI6" instruction	0018H	FFFF18H	
8		"SWI7" instruction	001CH	FFFF1CH	
9		NMI: External interrupt input pin	0020H	FFFF20H	
10		INTWD: Watchdog Timer	0024H	FFFF24H	
-	Maskable	Micro DMA (Note 2)			
11		INT0: External interrupt input pin	0028H	FFFF28H	0AH (Note 1)
12		INT1: External interrupt input pin	002CH	FFFF2CH	0BH (Note 1)
13		INT2: External interrupt input pin	0030H	FFFF30H	0CH (Note 1)
14		INT3: External interrupt input pin	0034H	FEFF34H	0DH (Note 1)
15		(Reserved)	0038H	FFFF38H	0EH
16		(Reserved)	003CH	FFFF3CH	0FH
17		(Reserved)	0040H	FFFF40H	10H
18		(Reserved)	0044H <	FFFF44H	11H
19		(Reserved)	0048H	FFFF48H	12H
20		(Reserved)	004CH	FFFF4CH	13H
21		INTP0: Protect 0 (WR to SFR)	0050H	FFFF50H	14H
22		(Reserved)	0054H	FFFF54H	15H
23		INTTA0: 8-bit timer 0	0058H	FFFF58H	16H
24		INTTA1: 8-bit timer 1	005CH	FFFF5CH	17H
25		INTTA2: 8-bit timer 2	0060H	FFFF60H	18H
26		INTTA3: 8-bit timer 3	0064H	FFFF64H	19H
27		INTTB00: 16-bit timer 0	0068H	FFFF68H	1AH
28		INTTB01: 16-bit timer 0	006CH	FFFF6CH	1BH
29	1	(Reserved)	0070H	FFFF70H	1CH
30		(Reserved)	0074H	FFFF74H	1DH
31		INTTBO0: 16-bit timer 0 (Overflow)	0078H	FFFF78H	1EH
32		(Reserved)	007CH	FFFF7CH	1FH
33	~ ~	INTRX0: Serial 0 (SIO0) receive	0080H	FFFF80H	20H (Note 1)
34	\leq	INTTX0: Serial 0 (SIO0) transmission	0084H	FFFF84H	21H
35	\sim	INTRX1: Serial 1 (SIO1) receive	0088H	FFFF88H	22H (Note 1)
36		INTTX1: Serial 1 (SIO1) transmission	008CH	FFFF8CH	23H
37	())	(Reserved)	0090H	FFFF90H	24H
38		(Reserved)	0094H	FFFF94H	25H
39		(Reserved)	0098H	FFFF98H	26H
40	/	(Reserved)	0090H	FFFF9CH	2011 27H
40		(Reserved)	009CH	FFFFA0H	28H
41 42		INT4: External interrupt input pin	00A0H 00A4H	FFFFA0H FFFFA4H	20H 29H
42		INT5: External interrupt input pin	00A4H 00A8H		29H 2AH
43				FFFFA8H	
		INTTB10: 16-bit timer 1	00ACH	FFFFACH	2BH
45		INTTB11: 16-bit timer 1	00B0H	FFFFB0H	2CH
46		INTTBO1: 16-bit timer 1 (Overflow)	00B4H	FFFFB4H	2DH
47		(Reserved)	00B8H	FFFFB8H	2EH
48		INTSBE0: SBI I ² C bus transfer end (Channel 0)	00BCH	FFFFBCH	2FH
49		(Reserved)	00C0H	FFFFC0H	30H
50		(Reserved)	00C4H	FFFFC4H	31H
51		(Reserved)	00C8H	FFFFC8H	32H

Table 3.4.1 TMP92CM22 Interrupt Vectors and Micro DMA Start Vectors

TOSHIBA

Default Priority	Туре	Interrupt Source	Vector Value	Address Refer to Vector	Micro DMA Start Vector
52		INTAD: AD conversion end	00CCH	FFFFCCH	33H
53		INTTC0: Micro DMA end (Channel 0)	00D0H	FFFFD0H	34H
54		INTTC1: Micro DMA end (Channel 1)	00D4H	FFFFD4H	35H
55		INTTC2: Micro DMA end (Channel 2)	00D8H	FFFFD8H	36H
56		INTTC3: Micro DMA end (Channel 3)	00DCH	FFFFDCH	37H
57	Maskable	INTTC4: Micro DMA end (Channel 4)	00E0H (FFFFE0H	38H
58		INTTC5: Micro DMA end (Channel 5)	00E4H	EEFFE4H	39H
59		INTTC6: Micro DMA end (Channel 6)	00E8H	FFFFE8H	3AH
60		INTTC7: Micro DMA end (Channel 7)	00ECH	FFFECH	3BH
		(Reserved)	OOFOH	FFFFF0H	-
			OOFCH	FFFFFCH	

Note 1 : When initiating initiating micro DMA, set at edge detect mode.

Note 2 : Micro DMA default priority.

Micro DMA initiation takes priority over other maskable interrupts

3.4.2 Micro DMA

In addition to general-purpose interrupt processing, the TMP92CM22 also includes a micro DMA function. Micro DMA processing for interrupt requests set by micro DMA is performed at the highest priority level for maskable interrupts (Level 6), regardless of the priority level of the interrupt source.

Because the micro DMA function is implemented through the CPU, when the CPU is placed in a stand-by state by a Halt instruction, the requirements of the micro DMA will be ignored (pending).

Micro DMA is supports 8 channels and can be transferred continuously by specifying the micro DMA burst function as below.

(1) Micro DMA operation

When an interrupt request is generated by an interrupt source specified by the micro DMA start vector register, the micro DMA triggers a micro DMA request to the CPU at interrupt priority level 6 and starts processing the request. The eight micro DMA channels allow micro DMA processing to be set for up to eight types of interrupt at once.

When micro DMA is accepted, the interrupt request flip-flop assigned to that channel is cleared. Data in one-byte, two-byte or four-byte blocks, is automatically transferred at once from the transfer source address to the transfer destination address set in the control register, and the transfer counter is decremented by 1. If the value of the counter after it has been decremented is not 0, DMA processing ends with no change in the value of the micro DMA start vector register. If the value of the decremented counter is 0, a micro DMA transfer end interrupt (INTTC0 to INTTC7) is sent from the CPU to the interrupt controller. In addition, the micro DMA start vector register is cleared to 0, the next micro DMA operation is disabled and micro DMA processing terminates.

If micro DMA requests are set simultaneously for more than one channel, priority is not based on the interrupt priority level but on the channel number: the lower the channel number, the higher the priority (channel 0 thus has the highest priority and channel 7 the lowest).

If an interrupt request is triggered for the interrupt source in use during the interval between the time at which the micro DMA start vector is cleared and the next setting, general purpose interrupt processing is performed at the interrupt level set. Therefore, if the interrupt is only being used to initiate micro DMA (and not as a general-purpose interrupt), the interrupt level should first be set to 0 (i.e., interrupt requests should be disabled).

If micro DMA and general purpose interrupts are being used together as described above, the level of the interrupt which is being used to initiate micro DMA processing should first be set to a lower value than all the other interrupt levels. (Note) In this case, edge triggered interrupts are the only kinds of general interrupts which can be accepted.

Note: If the priority level of micro DMA is set higher than that of other interrupts, CPU operates as follows. In case INTxxx interrupt is generated first and then INTyyy interrupt is generated between checking "Interrupt specified by micro DMA start vector" (in theFigure 3.4.1) and reading interrupt vector with setting below. The vector shifts to that of INTyyy at the time.

This is because the priority level of INTyyy is higher than that of INTxxx.

In the interrupt routine, CPU reads the vector of INTyyy because cheking of micro DMA has finished. And INTyyy is generated regardless of transfer counter of micro DMA.

INTxxx: level 1 without micro DMA

INTyyy: level 6 with micro DMA
Although the control registers used for setting the transfer source and transfer destination addresses are 32 bits wide, this type of register can only output 24-bit addresses. Accordingly, micro DMA can only access 16 Mbytes (the upper eight bits of a 32-bit address are not valid).

Three micro DMA transfer modes are supported: one-byte transfers, two-byte (one-word) transfer and four-byte transfer. After a transfer in any mode, the transfer source and transfer destination addresses will either be incremented or decremented, or will remain unchanged. This simplifies the transfer of data from memory to memory, from I/O to memory, from memory to I/O, and from I/O to I/O. For details of the various transfer modes, see section 3.4.2 (1), detailed description of the transfer mode register.

Since a transfer counter is a 16-bit counter, up to 65536 micro DMA processing operations can be performed per interrupt source (provided that the transfer counter for the source is initially set to 0000H).

Micro DMA processing can be initiated by any one of 34 different interrupts – the 33 interrupts shown in the micro DMA start vectors in Table 3.4.1 and a micro DMA soft start.

Figure 3.4.2 shows a 2-byte transfer carried out using a micro DMA cycle in transfer destination address INC mode (micro DMA transfers are the same in every mode except counter mode). (The conditions for this cycle are as follows: Both source and destination memory are internal RAM and multiples by 4 numbered source and destination addresses.)



(2) Soft start function

In addition to starting the micro DMA function by interrupts, TMP92CM22 includes a micro DMA software start function that starts micro DMA on the generation of the write cycle to the DMAR register.

Writing "1" to each bit of DMAR register causes micro DMA once (If write "0" to each bit, micro DMA doesn't operate). At the end of transfer, the corresponding bit of the DMAR register is automatically cleared to "0".

Only one channel can be set for DMA request at once. (Do not write 1 to more than one bit.)

When writing again 1 to the DMAR register, check whether the bit is 0 before writing 1. If read "1", micro DMA transfer isn't started yet.

When a burst is specified by DMAB register, data is continuously transferred until the value in the micro DMA transfer counter is "0" after start up of the micro DMA. If execatee soft start during micro DMA transfer by interrupt source, micro DMA transfer counter doesn't change. Don't use Read-modify-write instruction to avoid writign to other bits by mistake.

								\bigcirc	
Name	Address	7	6	5	4	3 ((2	1	0
DMAR DMA	109H	DREQ7	DREQ6	DREQ5	DREQ4	DREQ3	DREQ2	DREQ1	DREQ0
		R/W (7/							
request	(Prohibit RMW)	0	0	0	0		0	0	0
	,		61	1: [DMA reque	st in software	e		
	DMA	DMA (Prohibit	DMA (Prohibit	DMA (Prohibit Q Q Q Q	DMA request RMW) DREQ7 DREQ6 DREQ5 0 0 0	DMA request RMW) DREQ7 DREQ6 DREQ5 DREQ4 R/	DMA request RMW) DREQ7 DREQ6 DREQ5 DREQ4 DREQ3 R/W 0 0 0 0 0 0	DMA 109H (Prohibit Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q	DMA request 109H (Prohibit RMW) DREQ7 DREQ6 DREQ5 DREQ4 DREQ3 DREQ2 DREQ1 0

(3) Transfer control registers

The transfer source address and the transfer destination address are set in the following registers. Data setting for these registers is done by an "LDC cr, r" instruction.



(4) Detailed description of the transfer mode register

0 0 0	Mode DMAM0 to DMAM7	
DMAM [4:0]	Operation	Execution Time
000 zz	Destination address INC mode $(DMADn +) \leftarrow (DMASn)$ $DMACn \leftarrow DMACn - 1$ If DMACn = 0 then INTTC	5 states
001 zz	Source address DEC mode $(DMADn -) \leftarrow (DMASn)$ $DMACn \leftarrow DMACn - 1$ If DMACn = 0 then INTTC	5 states
010 zz	Source address INC mode $(DMADn) \leftarrow (DMASn +)$ $DMACn \leftarrow DMACn - 1$ If DMACn = 0 then INTTC	5 states
011 zz	Source address DEC mode $(DMADn) \leftarrow (DMASn -)$ $DMACn \leftarrow DMACn - 1$ If DMACn = 0 then INTTC	5 states
100 zz	Source address INC mode $(DMADn +) \leftarrow (DMASn +)$ $DMACn \leftarrow DMACn - 1$ If DMACn = 0 then INTTC	6 states
101 zz	Source address DEC mode $(DMADn -) \leftarrow (DMASn -)$ $DMACn \leftarrow DMACn - 1$ If DMACn = 0 then INTTC	6 states
110 zz	Destination address fixed mode (DMADn) ← (DMASn) DMACn ← DMACn - 1 If DMACn = 0 then JNTTC	5 states
111 00	$\begin{array}{rcl} Counter mode \\ DMASn &\leftarrow DMASn + 1 \\ DMACn &\leftarrow DMACn - 1 \\ If DMACn = 0 then INTTC \end{array}$	5 states

ZZ : 00 = 1-byte transfer

: 01 = 2-byte transfer

: 10 = 4-byte transfer

: 11 = (Reserved)

 \langle

Note 1: The execution state number shows number of best case (1-state memory access). 1 state = 50 ns (at internal 20 MHz)

Note 2: "n" shows micro DMA channel number (0 to 7).

3.4.3 Interrupt Controller Operation

The block diagram in Figure 3.4.3 shows the interrupt circuits. The left-hand side of the diagram shows the interrupt controller circuit. The right-hand side shows the CPU interrupt request signal circuit and the halt release circuit.

For each of the 33 interrupts channels there is an interrupt request flag (Consisting of a flip-flop), an interrupt priority setting register and a micro DMA start vector register. The interrupt request flag latches interrupt requests from the peripherals.

The flag is cleared to 0 in the following cases:

When reset occurs

When the CPU reads the channel vector after accepted its interrupt

When executing an instruction that clears the interrupt (Write DMA start vector to INTCLR register)

When the CPU receives a micro DMA request

When the micro DMA burst transfer is terminated

An interrupt priority can be set independently for each interrupt source by writing the priority to the interrupt priority setting register (e.g., INTEOAD or INTE12). 6 interrupt priorities levels (1 to 6) are provided. Setting an interrupt source's priority level to 0 (or 7) disables interrupt requests from that source. If interrupt request with the same level are generated at the same time, the default priority (The interrupt with the lowest priority or, in other words, the interrupt with the lowest vector value) is used to determine which interrupt request is accepted first.

The 3rd and 7th bits of the interrupt priority setting register indicate the state of the interrupt request flag and thus whether an interrupt request for a given channel has occurred.

The interrupt controller sends the interrupt request with the highest priority among the simultaneous interrupts and its vector address to the CPU. The CPU compares the priority value <IFF2:0> in the status register by the interrupt request signal with the priority value set; if the latter is higher, the interrupt is accepted. Then the CPU sets a value higher than the priority value by 1 (+1) in the CPU SR<IFF2:0>. Interrupt request where the priority value equals or is higher than the set value are accepted simultaneously during the previous interrupt routine.

When interrupt processing is completed (after execution of the RETI instruction), the CPU restores the priority value saved in the stack before the interrupt was generated to the CPU SR<IFF2:0>.

The interrupt controller also has registers (8 channels) used to store the micro DMA start vector. Writing the start vector of the interrupt source for the micro DMA processing (See Table 3.4.1), enables the corresponding interrupt to be processed by micro DMA processing. The values must be set in the micro DMA parameter register (e.g., DMAS and DMAD) prior to the micro DMA processing.



	(1) Inter		-		1					
Symbol	Name	Address	7	6	5	4	3	2	1	0
				1	T2	1		i	T1	i
INTE12	INT1&INT2	D0H	I2C	12M2	I2M1	I2M0	I1C	I1M2	I1M1	I1M0
	enable		R		R/W	i	R		R/W	
			0	0	0	0	0	0	0	0
				- i	- i	i		IN	T3	i
INTE3	INT3	D1H	-	-	-	-	I3C	I3M2	I3M1	I3M0
	enable		-		-		R	$\langle \rangle$	R/W	
				Note: Alwa	ys write "0".		0	0	0	0
				INTTA1	(TMRA1)			INTTAO	(TMRA0)	
INTETA01	INTTA0& INTTA1	D4H	ITA1C	ITA1M2	ITA1M1	ITA1M0	JTA0C	ITA0M2	ITA0M1	ITA0M0
	enable		R		R/W	i	R		R/W	
			0	0	0	0		0	0	0
				INTAT3	(TMRA3)	6		INTAT2	(TMRA2)	
INTETA23	INTTA2& INTTA3	D5H	ITA3C	ITA3M2	ITA3M1	ITA3M0	ITA2C	ITA2M2	ITA2M1	ITA2M0
	enable	2011	R		R/W		R	$\widehat{\boldsymbol{\Sigma}}$	R/W	
			0	0	0	(/ 0 <	0	0	0	0
				INTTB01	(TMRB0)	$\langle \cup \rangle$	\Diamond	INTTBOO	(TMRB0)	
INTETB0	INTTB00& INTTB01	D8H	ITB01C	ITB01M2	ITB01M1	ITB01M0	ITB00C	ITB00M2	TB00M1	ITB00M0
INTEIDO	enable	Don	R		R/W	\sim	R		R/W	
			0	0	20	0	0	0	0	0
				($\overline{\bigcirc}$	(INTTBOO	(TMRB0)	
INTETBO0	INTTBO0 (Overflow)		-	(-	ITBO0C	ITBO0M2	ITBO0M1	ITBO0M0
	enable	DAIT	R		R/W		R		R/W	
				Note: Alwa	ys write "0".		0	0	0	0
				TAN	ТХ0			INT	RX0	
INTES0	INTRX0& INTTX0	DBH	ITX0C	ITX0M2	ITX0M1	ITX0M0	/IRX0C	IRX0M2	IRX0M1	IRX0M0
INTLOU	enable	DDIT	R		R/W	\wedge	R		R/W	
			0	<hr/> 0	0	0	0	0	0	0
				/ INT	TX1	\leq		INT	RX1	
INTES1	INTRX1& INTTX1	DCH	ITX1C	ITX1M2	ITX1M1	ITX1M0	IRX1C	IRX1M2	IRX1M1	IRX1M0
INTEST	enable	Don	$\langle R \rangle$		R/W	\rightarrow	R		R/W	
		$\langle \rangle$	0	~0	((/ø <)	0	0	0	0	0
		\sum		<u>IN</u>	Т5			IN	T4	
INTE45	INT4& INT5	EOH	I5C	15M2	15M1	15M0	I4C	I4M2	I4M1	I4M0
	enable		R		R/W		R		R/W	
	\sim		0	0	0	0	0	0	0	0
		5		INTTB11	(TMRB1)			INTTB10	(TMRB1)	
INTETB1	INTTB10& INTTB11		ITB11C	ITB11M2	ITB11M1	ITB11M0	ITB10C	ITB10M2	ITB10M1	ITB10M0
	enable	E1H	R		R/W		R		R/W	
/		~	0	∕∕ o	0	0	0	0	0	0
			())	-			INTTBO1	(TMRB1)	
	INTTBO1	FOLK	\bigcirc	-	-	-	ITBO1C	ITBO1M2	ITBO1M1	ITBO1M0
INTETBO1	(Overflow) enable	E2H	<u> </u>		-	•	R		R/W	•
			\sim	Note: Alwa	ys write "0".		0	0	0	0
				-	_			INTS	BE0	
	INTSBE0	FOLL	-	-	-	-	ISBE0C	ISBE0M2	ISBE0M1	ISBE0M0
INTESB0	enable	E3H	-		_	•	R		R/W	•
				Note: Alwa	ys write "0".		0	0	0	0
				-	_			INT	P0	
	INTP0		_	_	_	_	IP0C	IP0M2	IP0M1	IP0M0
INTEP0	enable	EEH							1	1
INTERU	enable		-		_		R		R/W	

(1) Interrupt priority setting registers

T0&INTAD able									
		INTAD					IN	Т0	
able	F0H	IADC	IADM2	IADM1	IADM0	I0C	10M2	I0M1	IOMO
	гип	R		R/W		R		R/W	
		0	0	0	0	0	0	0	0
			INTTC1	(DMA1)		<	INTTC0	(DMA0)	
	E1U	ITC1C	ITC1M2	ITC1M1	ITC1M0	ITC0C	ITC0M2	ITC0M1	ITC0M0
able	r in	R	R R/W			R	(\bigcirc)	R/W	
		0	0	0	0	0		0	0
			INTTC3	(DMA3)		$(\alpha$	INTTC2	(DMA2)	
	EOL	ITC3C	ITC3M2	ITC3M1	ITC3M0	ITC2C	ITC2M2	ITC2M1	ITC2M0
able	г2п	R		R/W		R	\mathcal{I}	R/W	
		0	0	0	0	0	0	0	0
	E2H	INTTC5 (DMA5)				\bigcirc	INTTC4	(DMA4)	
		ITC5C	ITC5M2	ITC5M1	ITC5M0	ITC4C	ITC4M2	ITC4M1	ITC4M0
able	гэп	R		R/W	\mathcal{C}	R	2	R/W	
		0	0	0		> 0	04	0	0
			INTTC7	(DMA7)	$\langle \vee \rangle$	INTTC6 (DMA6)			
	ЕЛН	ITC7C	ITC7M2	ITC7M1	ITC7M0	ITC6C	TTC6M2	ITC6M1	ITC6M0
able	F4H	R		R/W		R		R/W	
		0	0		0	0 ((0	0
			-		\checkmark	INTWD			
TWD		-	- ($\langle - \rangle$	-	ITCWD		_	_
able	F/N	-	2		\frown	(R))	-	
			Note: Alway	ys write "0".		0	-	-	-
	TTC2& TTC3 able TTC4& TTC5 able TTC6& TTC7 able	TTC1 F1H able F1H TTC2& TTC3 F2H able F2H TTC5 F3H TTC5 F3H TTC6& TTC7 F4H TTC7 F4H	$\begin{array}{c c} \text{TTC1} \\ \text{able} \end{array} \qquad \begin{array}{c} \text{F1H} \\ \hline \\ \textbf{R} \\ \hline \\ 0 \\ \hline \\ \textbf{TC28} \\ \textbf{TTC3} \\ \textbf{able} \end{array} \qquad \begin{array}{c} \text{F2H} \\ \hline \\ \textbf{ITC3C} \\ \hline \\ \textbf{R} \\ 0 \\ \hline \\ 0 \\ \hline \\ \textbf{TC48} \\ \textbf{TC5} \\ \textbf{able} \\ \hline \\ \textbf{F3H} \\ \hline \\ \hline \\ \textbf{R} \\ 0 \\ \hline \\ \textbf{R} \\ 0 \\ \hline \\ \textbf{R} \\ 0 \\ \hline \\ \textbf{R} \\ \hline \\ 0 \\ \hline \\ \hline \\ \textbf{R} \\ \hline \\ 0 \\ \hline \\ \hline \\ \textbf{R} \\ \hline \\ \hline \\ 0 \\ \hline \\ \hline \\ \textbf{R} \\ \hline \\ \hline \\ 0 \\ \hline \\ \hline \\ \textbf{R} \\ \hline \\ \hline \\ 0 \\ \hline \\ \hline \\ \textbf{R} \\ \hline \\ \hline \\ 0 \\ \hline \\ \hline \\ \hline \\ \textbf{R} \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \textbf{R} \\ \hline \\ $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	ITC0& TTC1 able ITC1C ITC1M2 ITC1M1 ITC1M0 ITC0C ITC0M2 ITC0M1 R R/W R R/W R R/W R R/W 0

Interrupt request flag

lxxM2	IxxM1)) IxxM0	Function (Write)
0	0	0	Disables interrupt request.
0	((/ø <))	1	Sets interrupt priority level to 1.
0		0 (Sets interrupt priority level to 2.
0	1		Sets interrupt priority level to 3.
	0	0	Sets interrupt priority level to 4.
1	0 (1	Sets interrupt priority level to 5.
1	1	0	Sets interrupt priority level to 6.
//1	1	1	Disables interrupt request.

Interrupt

input

mode

control2

IIMC2

00FAH

(Prohibit

RMW)

0

NMIREE

0

0: Falling

1: Falling

and rising edges

edge

NMI

2

I0EDGE

0

INTOEDGE

high

low

12LE

W

0

INT2

0: Edge

0:

1:

low

13LÈ

0

INT3

0: Edge

Rising/

Falling/

1

IOLE

0

INT0

0: Edge

1: Level

I1LE

0

0: Edge

INT1

R/W

- Symbol Address Name 7 6 5 4 3 **I3EDGE I2EDGE I1EDGE** W 0 0 0 Interrupt **INT3EDGE** INT2EDGE INT1EDGE 00F6H input IIMC 0: Rising/ 0: Rising/ (Prohibit 0: Rising/ mode RMW) high high high control 1: Falling/ 1: Falling/ 1: Falling/
- (2) External interrupt control



low

low

- Note 1: Disable INT0 to INT3 before changing INT0 to 3 pins mode from "level" to "edge".
 - Setting example for case of INT0: DI LD (IIMC) ,XXXXX0-B LD (INTCLR),0AH NOP NOP NOP EI X: Don't care, -: No change
- Note 2: See electrical characteristics in section 4 for external interrupt input pulse width.
- Note 3: When release halt by INT0 to INT3 interrupt of level-mode in interrupt request enable, keep setting level by <IxEDGE> until be started interrupt process. If changed "level" before interrupt process starting, interrupt isn't processed correctly.
- Example: Case of set "H" level interrupt (<IxLE> = 1, <IxEDGE> = 0). Keep "H" level until be started interrupt process. If changed to "L" level before interrupt process starting, interrupt isn't processed correctly.

Interrupt Pin	Shared Pin	Mode	Setting Method
		Rising edge	IIMC < IOLE > = 0, INT0EDGE = 0
ΙΝΤΟ	PC3	Falling edge	IIMC <i0le> = 0, INT0EDGE = 1</i0le>
INTO	FC3	High level	IIMC <i0le> = 1, INT0EDGE = 0</i0le>
		Low level	IIMC <i0le> = 1, INT0EDGE = 1</i0le>
		Rising edge	IIMC2 <i1le>=0, INT1EDGE=0</i1le>
INT1	PC1	Falling edge	IIMC2 <i1le> = 0, INT1EDGE = 1</i1le>
	FOI	High level	IIMC2 <i1le> = 1, INT1EDGE = 0</i1le>
		Low level	IIMC2 <i1le> = 1, INT1EDGE = 1</i1le>
		Rising edge	IIMC2 <i2le> = 0, INT2EDGE = 0</i2le>
INT2	PC5	Falling edge	IIMC2 <i2le> = 0, INT2EDGE = 1</i2le>
INTZ	FC3	High level	IIMC2 <i2le> = 1, INT2EDGE = 0</i2le>
			IIMC2 <i2le> = 1, INT2EDGE = 1</i2le>
		Rising edge	IIMC2 <i3le> = 0, INT3EDGE = 0</i3le>
INT3	PC6	Falling edge	IIMC2 <i3le>= 0, INT3EDGE = 1</i3le>
INTS	100	High level	IIMC2 <i3le> = 1, INT3EDGE = 0</i3le>
			IIMC2 <i3le> = 1, INT3EDGE = 1</i3le>
INT4	PD0	Rising edge	TB1MOD <tb1cpm1:0> = 0, 0 or 0,1 or 1, 0</tb1cpm1:0>
11114	1 00	Falling edge	TB1MOD <tb1cpm1:0> = 1, 0</tb1cpm1:0>
INT5	PD1	Rising edge	

(3) SIO receive interrupt control

Symbol	Name	Address	7	6	5	4	3	2	1	0
- ,				,	,		,		IR1LE	IROLE
	810		\frown	\square	\square		\square	\sim		W
	SIO Interrupt	F5H			\sum	\square	\sum		1	1
SIMC	mode	(Prohibit							0: INTRX1	0: INTRX0
	control	RMW)						(C	edge mode	
										1: INTRX0
									level mode	level mode
							\sim	(//))	
*INTRX1	level enabl	es					\geq	\sim		
0	Detect	edge INTRX1						76		
1	"H" leve	el INTRX1						\bigcirc	\frown	
							$\langle \rangle$	>		
	rising edge						$\rightarrow \leftarrow$	*		\sim
0		edge INTRX0				- (7		~	\bigcirc	>
1	"H" Lev	el INTRX0							$\langle \langle \rangle \rangle$)
									$\mathbb{N}^{\mathbb{N}}$	
							7			
					41	\sim))	
						\searrow	($\overline{\partial}$		
					Δ	\geq		//))		
				4			\sim			
				$(\bigcirc$	γ		$\langle \rangle$)		
))					
			(\sim	/	\sim				
				\bigcirc						
			$\overline{\Omega}$				\rightarrow			
		\frown		()		$ \rightarrow $				
					(\mathcal{O})	/				
				\leq	> $>$ $>$	\mathcal{D}				
					\geq					
			\geq	$\langle \langle \rangle$		7				
	\sim	\square			\sim					
	2	\sim \sim		\sim	\searrow					
				(
\sim		\mathcal{A}								
	$> \bigcirc$	\mathcal{I}	. C	\sim						
			112							
$\overline{\langle}$			XX							
	$\langle \rangle$	<	$^{\prime}$							
	\checkmark		\checkmark							

(4) Interrupt request flag clear register

The interrupt request flag is cleared by writing the appropriate micro DMA start vector, as given in Table 3.4.1, to the register INTCLR.

For example, to clear the interrupt flag INTO, perform the following register operation after execution of the DI instruction.

INTCLR \leftarrow 0AH C	Clears interrupt request	flag INT0
---------------------------	--------------------------	-----------

								ř	
Symbol	Name	Address	7	6	5	4	3 2	1	0
		F8H			CLRV5	CLRV4	CLRV3 CLRV2	CLRV1	CLRV0
INTCLR	Interrupt clear						W		
INTOLK	control	(Prohibit RMW)	/	/	0	0	0 0	0	0
)					Interrupt clear		

(5) Micro DMA start vector registers

This register assigns micro DMA processing to which interrupt source. The interrupt source with a micro DMA start vector that matches the vector set in this register is assigned as the micro DMA start source.

When the micro DMA transfer counter value reaches "0", the micro DMA transfer end interrupt corresponding to the channel is sent to the interrupt controller, the micro DMA start vector register is cleared, and the micro DMA start source for the channel is cleared. Therefore, to continue micro DMA processing, set the micro DMA start vector register again during the processing of the micro DMA transfer end interrupt.

If the same vector is set in the micro DMA start vector registers of more than one channel, the channel with the lowest number has a higher priority. Accordingly, if the same vector is set in the micro DMA start vector registers of two channels, the interrupt generated in the channel with the lower number is executed until micro DMA transfer is completed. If the micro DMA start vector for this channel is not set again, the next micro DMA is started for the channel with the higher number (Micro DMA chaining).

Name	Address	7	6	5	4	3	2	1	0
DMAG		/		DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0
	100H					R/	W		
	10011			0	0	0	0	0	0
						DMA0 st	art vector		
				DMA1V5	DMA1V4			DMA1V1	DMA1V0
	101H						w		
vector				0	0	-		0	0
								1	r
DMA2				DMA2V5	DMA2V4			DMA2V1	DMA2V0
start	102H								r
vector			0	0		-	0	0	
DMA3				DMA3V5	DMA3V4			DMA3V1	DMA3V0
start 103H	103H			0	4		A		
vector				0	0				0
		\backslash			DMAA AV				DMA4V0
DMA4				DIVIA4V5	DIVIA4V4		$\wedge \neg 0$	DIVIAU	DIVIA4V0
start	104H								0
vector								Ū	Ŭ
				DMA5V5				DMA5V/1	DMA5V0
DMA5					Diff.tovi	$+\Omega/\Lambda$		Difficient	Dimitoro
start	105H		\sim	0	0		0	0	0
vector						DMA5 st	art vector	-	-
				DMA6V5	DMA6V4	DMA6V3	DMA6V2	DMA6V1	DMA6V0
DMA6				Dimitoro	Dimiori			Difficter	Dimitoro
start	106H	$\langle \rangle$	\sim	0	0	· · · ·		0	0
vector		\square				-	-	ů	Ũ
				DMA7V5	DMA7V4			DMA7V1	DMA7V0
DMA7		45			Ditiati VT				2
start	107H	\checkmark			0			0	0
vector	$\left(\left(\right) \right) \right)$		$\overline{\langle}$	$(\forall \tilde{z})$, ů		-	Ŭ	Ŭ
	DMA0 start vector DMA1 start vector DMA2 start vector DMA3 start vector DMA4 start vector DMA5 start vector DMA5 start vector DMA5 start vector	DMA0 start100HDMA1 start100HDMA1 start101HDMA2 start102HDMA3 start102HDMA4 start103HDMA5 start104HDMA5 start105HDMA6 start106HDMA7 start107H	DMA0 start 100H vector 100H DMA1 start 101H vector 102H DMA2 start 102H DMA3 start 103H vector 103H DMA4 start 104H vector 105H vector 105H vector 106H DMA5 start 106H	DMA0 start 100H Vector 100H DMA1 start 101H vector 102H DMA2 start 102H DMA3 start 102H DMA3 start 103H vector 103H DMA4 start 104H vector 105H DMA5 start 105H vector 105H DMA5 start 106H DMA6 start 106H	DMA0 start vector 100H 0 DMA1 start 101H 0 DMA1 start 101H 0 DMA2V5 start 102H 0 DMA2V5 start 102H 0 DMA3 start 103H 0 DMA3 start 103H 0 DMA4V5 Start 104H 0 DMA4V5 start 0 DMA5 start 104H 0 DMA5V5 start 0 DMA5 start 105H 0 DMA6 start 106H 0 DMA7 Start 107H 0 DMA7V5	DMA0 start vector DMA0V5 DMA0V4 DMA1 start vector 100H 0 0 DMA1 start vector 0 0 0 DMA1 vector 0 0 0 DMA2 start vector 0 0 0 DMA2 vector 0 0 0 DMA2 vector 0 0 0 DMA3 start vector 0 0 0 DMA3 start vector 0 0 0 DMA4 start vector 0 0 0 DMA4 start vector 0 0 0 DMA4 start vector 0 0 0 DMA5 start vector 105H 0 0 0 DMA6 start vector 106H 0 0 0 DMA7 start 107H 0 0 0	DMA0 start DMA0V5 DMA0V4 DMA0V3 start 100H 0 0 0 DMA1 start 0 0 0 0 DMA1 vector 0 0 0 0 DMA1 vector 0 0 0 0 DMA2 vector 0 0 0 0 DMA2 start 102H 0 0 0 0 DMA3 start 102H 0 0 0 0 DMA3 start 103H R/ R/ 0 0 0 DMA4 vector 0 0 0 0 0 0 0 DMA4 vector 104H R/ 0	DMA0 start vector DMA0V5 DMA0V4 DMA0V3 DMA1V2 DMA0V3 DMA1V2 DMA2V3 DMA2V2 R/W Q/W DMA2V3 DMA2V2 R/W Q/W Q/W	DMA0 DMA0V5 DMA0V4 DMA0V3 DMA0V2 DMA0V1 start 100H 0 0 0 0 0 0 DMA1 0 0 0 0 0 0 0 DMA1 101H 0 0 0 0 0 0 0 DMA2 101H 0 <

(6) Specification of a micro DMA burst

Specifying the micro DMA burst function causes micro DMA transfer, once started, to continue until the value in the transfer counter register reaches 0. Setting any of the bits in the register DMAB which correspond to a micro DMA channel (as shown below) to 1 specifies that any micro DMA transfer on that channel will be a burst transfer.

Symbol	Name	Address	7	6	5	4	3	2	1	0	
			DBST7	DBST6	DBST5	DBST4	DBST3	DBST2	DBST1	DBST0	
DMAB	DMAB DMA burst	108H	R/W								
DIVIAD			0	0	0	0 <	0	0	0	0	
				1: [DMA request	on burst ma	ode				

$\langle \langle \rangle \rangle$
$((\) \)$
(((((((((((((((()))))))
-

(7) Notes

The instruction execution unit and the bus interface unit in this CPU operate independently. Therefore if, immediately before an interrupt is generated, the CPU fetches an <u>instruction which clears the corresponding interrupt request flag (Note)</u>, the CPU may execute this instruction in between accepting the interrupt and reading the interrupt vector. In this case, the CPU will read the default vector 0004H and jump to interrupt vector address FFFF04H.

To avoid this, an instruction which clears an interrupt request flag should always be placed after a DI instruction. And in the case of setting an interrupt enable again by EI instruction after the execution of clearing instruction, execute EI instruction after clearing and more than 3-instructions (e.g., "NOP"× 3 times).

If placed EI instruction without waiting NOP instruction after execution of clearing instruction, interrupt will be enable before request flag is cleared. Thus, when be changed interrupt request level to "0", change it after cleared corresponding interrupt request by INTCLR instruction.

In the case of changing the value of the interrupt mask register <IFF2:0> by execution, disable an interrupt by DI instruction before execution of POPSR instruction.

In addition, please note that the following two circuits are exceptional and demand special attention.



- Note: The following instructions or pin input state changes are equivalent to instructions that clear the interrupt request flag.
 - INT0 to INT 3: Instructions which switch to level mode after an interrupt request has been generated in edge mode.

The pin input change from high to low after interrupt request has been generated in level mode. ("H" \rightarrow "L", "L", "H")

INTRX: Instruction which read the receive buffer.

3.5 Port Function

The TMP92CM22 features 50-bit settings which relate to the various I/O ports. As well as general-purpose I/O port functionality, the port pins also have I/O functions which relate to the built-in CPU and internal I/Os. Table 3.5.1 lists the functions of each port pin. Table 3.5.2 and Table 3.5.3 lists I/O registers and their specifications.

	1					
Port	Din Nomeo	Number	Direction	р	Direction	Pin Names for Built-In
Names	Pin Names	of Pins	Direction	R	Setting Unit	Function
Port 1	P10 to P17	8	I/O	_	Bit	D8 to D15
Port 4	P40 to P47	8	I/O*	-	Bit*	A0 to A7
Port 5	P50 to P57	8	I/O*	_	Bit*	A8 to A15
Port 6	P60 to P67	8	I/O*	_	Bit*	A16 to A23
Port 7	P70	1	Output	_	(Fixed)	RD
	P71	1	Output	_	(Fixed)	WRLL
	P72	1	Output	_	(Fixed)	WRLU
	P73	1	Output	_	(Fixed)	
	P74	1	Output	_	(Fixed)	CLKOUT
	P75	1	Output	_	(Fixed)	R/W
	P76	1	I/O		Bit	WAIT
Port 8	P80	1	Output	1	(Fixed)	
	P81	1	Output		(Fixed)	CSI
	P82	1	Output		(Fixed)	CS2
	P83	1	Output	$\langle - \rangle$	(Fixed)	<u>CS3</u>
Port 9	P90	1	I/O		Bit	SCK
	P91	1	I/O		Bit	SØ, SDA
	P92	1	4/0	>-	Bit	SI, SCL
Port A	PA0	1	Input	U	(Fixed)	· · · ·
	PA1	1	Input	U	(Fixed)	
	PA2	1	(Input)	U	(Fixed)	
	PA7	1	Input	U	(Fixed)	
Port C	PC0	1 ((í //O	-	Bit	TAOIN
	PC1	1)) I/O	- /	Bit	INT1, TA1OUT
	PC3		I/O	_	Bit	INTO
	PC5	(1/	I/O	1	Bit	INT2, TA3OUT
	PC6		I/O		── Bit	INT3, TB0OUT0
Port D	PD0			777	Bit	INT4, TB1IN0
	PD1 < /		ÝQ		Bit	INT5, TB1IN1
	PD2	1	I/O		Bit	TB1OUT0
	PD3	1			Bit	TB1OUT1
Port F	PF0	\sim 1	1/0		Bit	TXD0
	PF1/>	1	10		Bit	RXD0
	PF2	1	I/O 🗸	-	Bit	SCLK0, CTSO
	PF3	1 (I/O	-	Bit	TXD1
	PF4	1 <	I/O	-	Bit	RXD1
\sim	(PF5))	1	1/0	-	Bit	SCLK1, CTS1
	PF6		I/O	_	Bit	
	RF7	\Box)) I/O	_	Bit	
Port G	PG0		Input	-	(Fixed)	ANO
	PG1		Input	-	(Fixed)	AN1
\sim	PG2	1	Input	-	(Fixed)	AN2
*	PG3	1	Input	-	(Fixed)	AN3, ADTRG
	PG4	1	Input	-	(Fixed)	AN4
	PG5	1	Input	-	(Fixed)	AN5
	PG6	1	Input	-	(Fixed)	AN6
	PG7	1	Input		(Fixed)	AN7

Table 3.5.1	Port Function	(R: U = with	pull-up resistor	γ
-------------	---------------	--------------	------------------	----------

*: When these ports are used as general-purpose I/O port, each bit can be set individually for input or output. However, each bit cannot be set individually for input or output even if 1bit or more bits are used as address bus in same port.

All of general-purpose I/O ports except for port that used as address bus are operated as output port.

Please be careful when using this setting.

	Ports	Innut Ding	Specification	I/O	Register	· Setting	Value
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Pons	Input Pins	Specification	Pn	PnCR	PnFC	PnODE
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Port 1	P10 to P17	Input port	×	0	0	
Port 4 P40 to P47 Input port* × 0* 0 None Port 5 P50 to P57 Input port* × 1* 0 None Port 5 P50 to P57 Input port* × 1* 0 None Port 6 P60 to P67 Input port* × 1* 0 None Port 6 P60 to P67 Input port* × 0* 0 None Port 6 P60 to P67 Input port* × 0* 0 None Port 7 P70 to P75 Output port × × 1 None P71 WRLL output × None 1 None 1 P72 WRLU output × 0 0 1 None P75 R/W output × 0 1 1 None 1 P80 C53 output port × 0 1 1 1 P81 C53 output × 0			Output port	×	1	0	None
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			D8 to D15 bus	×	×	1	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Port 4	P40 to P47	Input port*	×	0*		
Port 5 P50 to P57 Input port* × 00* None Port 6 P60 to P67 Input port* × 0* 0 None Port 6 P60 to P67 Input port* × 0* 0 None Port 7 P70 to P75 Output port × × 1* 0 None Port 7 P70 to P75 Output port × × 1 0 None 6 P70 RD output × × 1 0 None 6 P70 RD output port × None 6 7 7 None 6 7			Output port*	×	1*	401	None
Output port* A 4* 0 None A8 to A15 output X X 1 None Port 6 P60 to P67 Input port* X 0* 0 None Output port* X 1* 0 None 0 None Port 7 P70 to P75 Output port X None 0 None P70 RD output X None 0 1 None P71 WRLL output X None 0 1 None P72 WRLU output X 0 1 None 0 1 P75 R/W output X 0 1 0 1 P76 Input port X 0 1 0 1 P76 Input port X 0 1 1 None P80 to P83 Output port X 0 1 1 1 P81 CS3 output			A0 to A7 output	×	×		
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Port 5	P50 to P57	Input port*	$\langle \times \rangle$	((0* <		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			Output port*	×		0	None
$ \begin{array}{ c c c c c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \end{tabular} & $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$			A8 to A15 output	×	×	1	
$ \begin{array}{ c c c c c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \end{tabular} & \times & 1^* & $$ None \\ \hline \end{tabular} & $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$	Port 6	P60 to P67	Input port*	×	0*	0	
Port 7 P70 to P75 Output port × None 6 P70 RD output × None 6 P71 WRLL output × None 1 P72 WRLU output × None 1 P74 CLKOUT output × 0 0 P75 R/ W output × 0 0 P76 Input port × 1 0 Output port × 1 0 1 P80 CS5 output × 0 1 P81 CS1 output × 0 1 P83 CS3 output × 1 0 P01 9 P90 to P92 Input port × 0 0 P90 SCK input × 1 0 0 P91 SO output × 1 1 0/1 P91 SO output × 1 1 0/1 P92			Output port*	×	1*		None
$\begin{array}{ c c c c c c c c } \hline P70 & \overline{RD} output & \overline{RD} output & $\overline{P71}$ & \overline{WRLL} output & \times $None 1 & No			A16 to A23 output	×	×	K	
$\begin{array}{ c c c c c c } \hline P71 & \hline{WRLL} \mbox{ output} \\ \hline P72 & \hline{WRLU} \mbox{ output} \\ \hline P74 & \hline{CLKOUT \mbox{ output} \\ \hline P75 & R/\end{varbule} \\ \hline P75 & R/\end{varbule} \\ \hline P76 & \hline{Input \mbox{ port} \\ \hline Output \mbox{ port} \\ \hline WAIT \mbox{ input} \\ \hline P80 \mbox{ to $P83 \\ \hline P80 \mbox{ to $P83 \\ \hline P80 \mbox{ to CS0 \mbox{ output} \\ \hline P81 & \hline{C$S1 \mbox{ output} \\ \hline P82 & \hline{C$S2 \mbox{ output} \\ \hline P83 & \hline{C$S3 \mbox{ output} \\ \hline P83 & \hline{C$S3 \mbox{ output} \\ \hline P83 & \hline{C$S3 \mbox{ output} \\ \hline P81 & \hline{C$S1 \mbox{ output} \\ \hline P82 & \hline{C$S2 \mbox{ output} \\ \hline P82 & \hline{C$S2 \mbox{ output} \\ \hline P81 & \hline{C$S1 \mbox{ output} \\ \hline P82 & \hline{C$S2 \mbox{ output} \\ \hline P83 & \hline{C$S3 \mbox{ output} \\ \hline P90 \mbox{ to $P92 \\ \hline \mbox{ output \mbox{ port} \\ \hline \ P90 & \hline{C$K \mbox{ input} \\ \hline SDA & \hline \\ \hline P92 & \hline{S1 \mbox{ input} \\ \hline \ S1 & \hline \\ \hline \end{array} } \begin{array}{c} \times & 1 & 1 \\ \hline \end{array} $	Port 7	P70 to P75	Output port	\rightarrow	None	0	$\langle \rangle$
$ \begin{array}{ c c c c c c } \hline P72 & \hline{WRLU output} & \times & None & 1 \\ \hline P74 & CLKOUT output & & & & & & & & \\ \hline P75 & R/\overline{W} output & & & & & & & & & & \\ \hline P75 & R/\overline{W} output & & & & & & & & & & & \\ \hline P76 & 1nput port & & & & & & & & & & & & & & \\ \hline Output port & & & & & & & & & & & & & & & \\ \hline 0utput port & & & & & & & & & & & & & & & \\ \hline WAIT Input & & & & & & & & & & & & & & & & \\ \hline Port 8 & P80 to P83 & Output port & & & & & & & & & & & & & & & & \\ \hline P80 & \overline{CS0} output & & & & & & & & & & & & & & & & & \\ \hline P81 & \overline{CS1} output & & & & & & & & & & & & & & & & & & &$		P70	RD output)	\diamond	(\bigcirc)	
$ \begin{array}{ c c c c c c } \hline P74 & CLKOUT output \\ \hline P75 & R/ \overline{W} output \\ \hline P75 & R/ \overline{W} output \\ \hline P76 & Input port & & & 0 & 0 \\ \hline Output port & & & & 1 & 0 \\ \hline Output port & & & & 1 & 0 \\ \hline WAIT Input & & & 0 & 1 \\ \hline WAIT Input & & & 0 & 1 \\ \hline P80 & \overline{CS0} output & & & & \\ \hline P80 & \overline{CS0} output & & & & \\ \hline P81 & \overline{CS1} output & & & & \\ \hline P82 & \overline{CS2} output & & & & \\ \hline P83 & \overline{CS3} output & & & & \\ \hline P83 & \overline{CS3} output & & & & \\ \hline P90 & SCK input & & & & 1 & 0 \\ \hline P90 & SCK output & & & & 1 & 0 \\ \hline P90 & SCK output & & & & 1 & 0 \\ \hline P91 & SO output & & & & 1 & 1 \\ \hline P92 & SI input & & & & & & 1 & 1 \\ \hline P92 & SI input & & & & & & & 1 \\ \hline \end{array} $		P71	WRLL output		\sim		())
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		P72	WRLU output	×	None	D.C.	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		P74	CLKOUT output))	None
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		P75	R/W output		5.0		
$\begin{tabular}{ c c c c c c c } \hline \hline WAIT Input & \hline WAIT Input &$		P76	Input port	×(()	/ / /	0	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $				X		0	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			WAIT Input	×	0	1	
P81 CS1 output × None 1 None P82 CS2 output × 1 1 1 P83 CS3 output × 1 1 1 Port 9 P90 to P92 Input port × 0 0 0 P90 SCK input × 0 0 0 0 P90 SCK output × 1 0/1 0 0 P91 SO output × 1 1 0/1 1 P92 SI input × 0 0 0 0	Port 8	P80 to P83	Output port	_ ×))		0	
P82 CS2 output × 1 P83 CS3 output × 1 Port 9 P90 to P92 Input port × 0 0 Output port × 1 0 0 0 P90 SCK input × 1 0 0 P90 SCK output × 0 0 0 P91 SO output × 1 1 0/1 P92 SI input × 0 0 0		P80					
P83 CS3 output × 1 Port 9 P90 to P92 Input port × 0 0 0 Vert 9 P90 to P92 Input port × 1 0 0 0 P90 SCK input × 1 0 0 0 0 P90 SCK output × 0 0 0 0 P91 SO output × 1 1 0/1 P92 SI input × 0 0 0				×	None	1	None
Port 9 P90 to P92 Input port × 0 0 0 P90 Output port × 1 0 0 P90 SCK input × 0 0 0 P90 SCK output × 0 0 0 P91 SO output × 1 0/1 P91 SO output × 1 1 P92 SI input × 0 0				×			
Output port × 1 0 0 P90 SCK input × 0 0 0 SCK output × × 1 0/1 P91 SO output × 1 1 0/1 SDA × × 1 1 1 P92 SI input × 0 0 0				×			
P90 SCK input × 0 0 0 SCK output × × 1 0/1 P91 SO output × 1 1 0/1 SDA × × 1 1 1 P92 SI input × 0 0 0	Port 9	P90 to P92		×		-	
SCK output × × 1 0/1 P91 SO output × 1 1 0/1 SDA × × 1 1 1 P92 SI input × 0 0 0						-	-
P91 SO output × 1 1 0/1 SDA × × 1 1 1 P92 SI input × 0 0 0		P90					
SDA × × 1 1 P92 SI input × 0 0 0		D01					
P92 SI input × 0 0 0							
	~	P92					

Table 3.5.2	I/O Port Setting	List (1/2)
	"Of on Ootling	

X: Don't care

*: When these ports are used as general-purpose I/O port, each bit can be set individually for input or output. However, each bit cannot be set individually for input or output even if 1bit or more bits are used as address bus in same port.

All of general-purpose I/O ports except for port that used as address bus are operated as output port.

Please be careful when using this setting.

Ports	Innut Dine	Specification	I/O	Register	Setting V	alue
Pons	Input Pins	Specification	Pn	PnCR	PnFC	PnODE
Port A	PA0, PA1, PA2, PA7	Input port	×	None	None	None
Port C	PC0, PC1,	Input port	×	0	0	
	PC3, PC5, PC6	Output port	×	1	0	
	PC0	TA0IN input	×	×) p >	
	PC1	TA1OUT output	×	1) 1	
		INT1 input	×	$\left(\left(\right) \right)$	1	None
	PC3	INT0 input	×	$\langle \star \rangle$	1	
	PC5	INT2 input	×	0	1	
		TA3OUT	×)M	1	
	PC6	INT3 input		0	1	
		TB0OUT0	(\times)	1	1	
Port D	PD0 to PD3	Input port	×	0	0	\sim
		Output port	XX	1 /	0	\supset
	PD0	TB1IN0, INT4 input))×	0 \		None
	PD1	TB1IN1, INT5 input	×	0	L Y (None
	PD2	TB0OUT0 output	×		\searrow_1	
	PD3	TB0OUT1 output	×) 1	
Port F	PF0 to PF7	Input port	×	02	0	
		Output port	× ((7/(1)	0	
	PF0	TXD0 (Open drain)	× (\bigcirc	1	
		TXD0	×	1	1	
	PF1	RXD0 input	×	0	None	
	PF2	SCLK0 input/output	×//	0/1	1	None
		CTS0 input	×	0	1	none
	PF3	TXD1 (Open drain)	×	0	1	
		TXD1	×	1	1	
	PF4	RXD1 input	×	0	None	
	PF5	SCLK1 input/output	×	0/1	1	
		CTS1 input	×	0	1	
Port G	PG0 to PG7	Input port	×			
		AN0 to AN7 input	×	None	None	None
	PG3	ADTRG input	×			

Table 3.5.3	I/O Port Setting Li	st (2/2)
10010 01010	i, o i oit oottiing Ei	

X: Don't care

By resetting, these port pins become general-purpose input port. I/O pin is reset to input pin. When use built-in function, process all function by software.

3.5.1 Port 1 (P10 to P17)

TOSHIBA

Port1 is an 8-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register P1CR and function register P1FC.

In addition to functioning as a general-purpose I/O port, port1 can also function as a data bus (D8 to D15).

After released reset, device set port1 to pins of follow function by combination of AM1 and AM0 pins.



Figure 3.5.1 Port 1

				Por	t 1 Registe	r				
		7	6	5	4	3	2	1	0	
P1 0004H)	Bit symbol	P17	P16	P15	P14	P13	P12	P11	P10	
,	Read/Write				R/	W				
	After reset		Data	from extern	al port (Outp	ut latch regis	ter is clear to	o "0".)		
				Port 1 C	Control Reg	gister				
P1CR		7	6	5	4	3	2		0	
0006H)	Bit symbol	P17C	P16C	P15C	P14C	P13C	P120	P11C	P10C	
	Read/Write				V	v <		())		
	After reset	0	0	0	0	0	0	0	0	
	Function			Re	efer to port 1	function setti	ing			
	l						$\overline{\mathbf{i}}$			
				Port 1 F	unction Re	gister	$\langle \rangle$		$\overline{)}$	
	/	7	6	5	4	3	2	1	0	
	Bit symbol					1774			P1F	
P1FC	Read/Write	\sim	\sim	\sim	\sim	$\forall Q$)w	
007H)	After reset	\sim				\mathbb{X}		N.J.	0/1 Note3	
	Function			Re	efer to port 1	function setti	ing	$\sqrt{2}$		
Note 1: Read-modify-write instruction is prohibited for registers										
Note	P1FC and 2: <p1xc> sh</p1xc>		of P1CR regi	ister.	\rightarrow	P1CR <p1xc< td=""><td></td><td>0</td><td>1</td></p1xc<>		0	1	
Note	e 3: It is set to "F	Port" or "Data	a bus" by AM	pin setting.		0		Input port	Data bus (D15 to D8	
				\mathbf{S}	$\langle \cdot \rangle$	1		Output port	Don't use the setting	
		\frown		auro 2 5 2	Pogietor	for Dort 1				
				gure 3.5.2	Register					
			\geq	$\langle \subset$	$ \geq $					
<	$\sim (C)$))		$\langle \rangle$						
$\langle \langle \rangle$										

3.5.2 Port 4 (P40 to P47)

Port 4 is an 8-bit general-purpose I/O port*. Bits can be individually set as either inputs or outputs by control register P4CR and function register P4FC*.

In addition to functioning as a general-purpose I/O port, port 4 can also function as a address bus (A0 to A7).

After released reset, device set Port 4 to pins of follow function by combination of AM1 and AM0 pins.



*: When these ports are used as general-purpose I/O port, each bit can be set individually for input or output. However, each bit cannot be set individually for input or output even if 1bit or more bits are used as address bus in same port. All of general-purpose I/O ports except for port that used as address bus are operated as output port. Please be careful when using this setting.

Figure 3.5.3 Port 4

		7	6	5	4	3	2	1	0		
P4	Bit symbol	P47	P46	P45	P44	P43	P42	P41	P40		
(0010H)	Read/Write		R/W								
	After reset		Data from external port (Output latch register is cleared to "0".)								
							\langle				
Port 4 Control Register											
		7	6	5	4	3	2	(1)	0		
P4CR (0012H)	Bit symbol	P47C	P46C	P45C	P44C	P43C	P42C	P41C	P40C		
	Read/Write	W (7/s)									
	After reset	0	0	0	0	0	0	<i>)</i> /0	0		
	Function			C): Input 1: Ou	itput (Note2		_			
							$\langle \bigcirc \rangle$				
				Port 4 Fu	unction Re	gister		6			
		7	6	5	4	3	2	1 🗸 (0		
P4FC	Bit symbol	P47F	P46F	P45F	P44F	P43F	P42F	P41F	P40F		
(0013H)	Read/Write				V	V (// \\	~	(\bigcirc)	\sim		
	After reset	1	1	1	1	$\langle \varphi \rangle$	1 🔍		())1		

Port 4 Register

Function 0: Port 1: Address bus (A0 to A7)

Note1: Read-modify-write instruction is prohibited for registers P4CR and P4FC.

Note2: When these ports are used as general-purpose I/O port, each bit can be set individually for input or output. However, each bit cannot be set individually for input or output even if 1bit or more bits are used as address bus in same port. All of general-purpose I/O ports except for port that used as address bus are operated as output port. Please be careful when using this setting.

Figure 3.5.4 Register for Port 4

3.5.3 Port 5 (P50 to P57)

Port 5 is an 8-bit general-purpose I/O port*. Bits can be individually set as either inputs or outputs by control register P5CR and function register P5FC*.

In addition to functioning as a general-purpose I/O port, port 5 can also function as an address bus (A8 to A15).

After released reset, device set port 5 to pins of follow function by combination of AM1 and AM0 pins.



When these ports are used as general-purpose I/O port, each bit can be set individually for input or output. However, each bit cannot be set individually for input or output even if 1bit or more bits are used as address bus in same port.
All of general-purpose I/O ports except for port that used as address bus are operated as output port.
Please be careful when using this setting.

Figure 3.5.5 Port 5

	/	7	6	5	4	3	2	1	0		
P5	Bit symbol	P57	P56	P55	P54	P53	P52	P51	P50		
(0014H)	Read/Write		R/W								
	After reset		Data from external port (Output latch register is cleared to "0".)								
Port 5 Control Register											
P5CR (0016H)	/	7	6	5	4	3	2	(1)	0		
	Bit symbol	P57C	P56C	P55C	P54C	P53C	P52C	P51C	P50C		
	Read/Write	W (7/s)									
	After reset	0	0	0	0	0	0	<i>)</i> 0	0		
	Function	0: Input 1: Output (Note2)									
							(\bigcirc)				
				Port 5 Fu	unction Re	gister		6			
		7	6	5	4	3	2	1 1	0		
P5FC	Bit symbol	P57F	P56F	P55F	P54F	P53F	P52F	P51F	P50F		
(0017H)	Read/Write				۷	V (// \	×	(\bigcirc)	\sim		
	After reset	1	1	1	1		1		())1		

Port 5 Register

Function 0: Port 1: Address bus (A8 to A15) Note1: Read-modify-write instruction is prohibited for registers P5CR and P5FC.

Note2: When these ports are used as general-purpose I/O port, each bit can be set individually for input or output. However, each bit cannot be set individually for input or output even if 1bit or more bits are used as address bus in same port. All of general-purpose I/Q ports except for port that used as address bus are operated as output port. Please be careful when using this setting.

Figure 3.5.6 Register for Port 5

3.5.4 Port 6 (P60 to P67)

Port 6 is an 8-bit general-purpose I/O port*. Bits can be individually set as either inputs or outputs by control register P6CR and function register P6FC*.

In addition to functioning as a general-purpose I/O port, port 6 can also function as an address bus (A16 to A23).

After released reset, device set port 6 to pins of follow function by combination of AM1 and AM0 pins.



*: When these ports are used as general-purpose I/O port, each bit can be set individually for input or output. However, each bit cannot be set individually for input or output even if 1bit or more bits are used as address bus in same port. All of general-purpose I/O ports except for port that used as address bus are operated as output port. Please be careful when using this setting.

Figure 3.5.7 Port 6

	/	7	6	5	4	3	2	1	0		
P6	Bit symbol	P67	P66	P65	P64	P63	P62	P61	P60		
(0018H)	Read/Write				R/	W					
	After reset		Data from external port (Output latch register is cleared to "0".)								
Port 6 Control Register											
		7	6	5	4	3	2		0		
P6CR	Bit symbol	P67C	P66C	P65C	P64C	P63C	P62C	P61C	P60C		
(001AH)	Read/Write		w ((//))								
	After reset	0	0	0	0	0	0	0	0		
	Function			(): Input 1: Ou	tput (Note2	$\langle () \rangle$				
	Port 6 Function Register										

Port 6 Register

				1 910 9 1 6		giotor					
P6FC (001BH)		7	6	5	4	3	2	1 0			
	Bit symbol	P67F	P66F	P65F	P64F	P63F	P62F	P61F P60F			
	Read/Write		W V								
	After reset	1	1	1	1(()1	1	1			
	Function	0: Port 1: Address bus (A16 to A23)									

Note1:Read-modify-write instruction is prohibited for registers P6CR and P6FC.

Note2: When these ports are used as general-purpose I/O port, each bit can be set individually for input or output. However, each bit cannot be set individually for input or output even if 1bit or more bits are used as address bus in same port. All of general-purpose I/O ports except for port that used as address bus are operated as output port. Please be careful when using this setting.

Figure 3.5.8 Register for Port 6

3.5.5 Port 7 (P70 to P76)

Port 7 is a 7-bit general-purpose I/O port (P70 to P75 are used for output only).

Bits can be individually set as either inputs or outputs by control register P7CR and function register P7FC.

In addition to functioning as a general-purpose I/O port, P70 to P73 pins can also function as output pin of read/write strobe signals to connect with an external memory. P74 pin can also function as CLKOUT output pin when outputted internal clock. P76 pin can also function as wait input.

After reset, P71 to P75 pins are set to output port mode, and P76 pin is set to input port mode.

P70 pin set port 1 to pins of follow function by combination of AM1 and AM0 pins.



Figure 3.5.9 Port 7 (P70 to P75)



Note: Read-modify-write instruction is prohibited for registers P7CR and P7FC.

Figure 3.5.11 Register for Port 7

3.5.6 Port 8 (P80 to P83)

Port 8 is 4-bit output port. Resetting sets output latch of P82 to "0" and set output latches of P80, P81, and P83 to "1".

In addition to functioning as a output port, port 8 can also function as a output chip select signal ($\overline{\text{CS0}}$ to $\overline{\text{CS3}}$).

These settings operate by programming "1" to the corresponding bit of P8FC. Resetting set all bits of P8FC to "0", these pits set output mode.



Note 1: Read-modify-write instruction is prohibited for the registers P8FC.

Note 2: When set P82 pin as CS2 after release reset, set function register (P8FC<P82F> = 1) in keep output latch of

P82 to "0" (P8<P82> = 0).

If set function register (P8FC<P82F> = 1) after set output latch to "1" (P8<P82> = 1), maybe operation become to error because $\overline{CS2}$ output don't output correctly.

Figure 3.5.13 Register for Port 8

3.5.7 Port 9 (P90 to P92)

Port 9 is 3-bit general-purpose I/O port. Each bit can be set individually for input or output.

In addition to functioning as a general-purpose I/O port, port 9 can also function as a serial bus interface input (SCK (Clock signal in SIO mode), SO (Data output signal in SIO mode), SDA (Data signal in I²C bus mode), SI (Data input signal in SIO mode) and SCL (Clock signal in I²C bus mode)).

These settings operate by programming to the corresponding bit of P9FC.

Resetting set value of P9CR and P9FC to "0", all bits are set to input port. And all bits of output latch are set to "1".



_	Port 9 Register										
		7	6	5	4	3	2	1	0		
P9	Bit symbol				/	/	P92	P91	P90		
(0024H)	Read/Write		\backslash		/	/	R/W				
	After reset	$\overline{}$					Data from external port (Output latch register is set to 1)				
	Port 9 Control Register										
P9CR (0026H)		7	6	5	4	3	2	1	0		
	Bit symbol		/		/	$\langle \rangle$	P92C/	P91C	P90C		
	Read/Write					/	w				
	After reset	/				/		0	0		
	Function					(0 Input 1: Output				
Port 9 Function Register											
P9FC (0027H)		7	6	5	4	3	2	- 45	0		
	Bit symbol					Ŕ	P92F	P91F	P90F		
	Read/Write							WG	1		
	After reset					\downarrow	0	0	0		
	Function				$\mathcal{A}(\mathcal{A})$	\supset		0: Port	0: Port,		
				/			1: SCL	<u>∕</u> 1: \$Ó,	SCK input		
					$(\searrow)^{\vee}$		Note	SDA	1:SCK output		
				- (C					Note		
Port 9 ODE Register											
P9ODE (0025H)		7	6	((5))	4	3	√/2	1	0		
	Bit symbol	/	\checkmark	\sim	/		P92ODE	P910DE			
	Read/Write	/	\sim			\checkmark	V	V			
	After reset			\mathcal{I}	$\langle \rangle$	\mathcal{A}	0	0			
	Function		(7/		1		1:Open drain	1:Open drain			

Note1: Read-modify-write instruction is prohibited for the registers P9CR, P9FC, and P9ODE.

Note2: When using SI and SCK input function, set P9FC<P92F,P90F> to "0" (Function setting).

Figure 3.5.15 Register for Port 9

3.5.8 Port A (PA0 to PA2, PA7)

Port A is 4-bit general-purpose input port with pull-up resistor.



3.5.9 Port C (PC0, PC1, PC3, PC5, and PC6)

Port C is 5-bit general-purpose I/O port. Each bit can be set individually for input or output. Resetting sets port C to input port.

In addition to functioning as a general-purpose I/O port, port C can also function as a input/output pin (TA0IN, TA1OUT, TA3OUT, and TB0OUT0) and external interrupt pin (INT0 to INT3).

These settings operate by programming "1" to the corresponding bit of PCCR and PCFC. Resetting resets the PCCR and PCFC to "0", and sets all bits to input port.

(1) PC0 (TA0IN)

In addition to function as I/O port, port PC0 can also function as input pin TA0IN of timer channel 0.



Note: Can not read the output latch data when output mode.

Figure 3.5.18 Port C (PC0)

(2) PC1 (INT1, TA1OUT), PC5 (INT2, TA3OUT), PC6 (INT3, TB0OUT0)

In addition to function as I/O port, port PC1, PC5, and PC6 can also function as external interrupt input pin INT1 to INT3 and output pin of timer channel TA1OUT, TA3OUT, and TB0OUT0.



(3) PC3 (INT0)

In addition to function as I/O port, port PC3 can also function as external interrupt pin INT0.



				1 010	C Registe	51			
		7	6	5	4	3	2	1	0
	Bit symbol		PC6	PC5		PC3	/	PC1	PC0
)H)	Read/Write		R	/W		R/W			R/W
	After reset			m external (Note)		Data from external port (Note)			om external t (Note)
	Note: Out	put latch reg	gister is set to		Control Re	aister		(\bigcirc)	>
		7	6	5	4	3	2	<u>\</u> 1	0
R	Bit symbol		PC6C	PC5C		PC3C		PC1C	PC0C
2H)	Read/Write			W		W			W
ŕ	After reset		0	0	\sim	0		0	0
	Function		0: Input	1: Output		0: Input 1: Output		0: Inpu	t 1: Output
			·	Port C F	unction Re	egister	$\langle \rangle$	6	
		7	6	5	4	3	2	A TO	/)0
-C	Bit symbol		PC6F	PC5F		PC3F	\searrow	PG1F	PCOF
BH)	Read/Write	\sim	,	Ŵ	$\overline{\langle}$	Ŵ	$\sim c$		W
	After reset	\sim	0	0		1		~/0	0
	Function		0: Port	0: Port	\sim	0: Port	(0/)	0: Port	0: Port
			1: INT3 TB0OUT0	1: INT2 TA3OUT		1: INT0		1: INT1 TA1OU	1: TA0IN
					\supset				
							→ INT1, ≪PC1C>	TA1OUT s	etting
			G				C1F>	0	1
				()	~		0 Inp	out port	Output port
				\subseteq	1	$\langle \rangle$	1	INT1	TA1OUT
		\frown	(O/)				→ INT2,	TA3OUT S	setting
		$\left \right $		/	(77)	<p< td=""><td><pc5c> C5F></pc5c></td><td>0</td><td>1</td></p<>	<pc5c> C5F></pc5c>	0	1
		≤ 1						out port	Output port
					\geq		1	INT2	TA3OUT
	~ /		\checkmark				→ INT3, ⁻	FB0OUT0 :	setting
				~ ~	\geq	<p< td=""><td>≪PC6C> C6F></td><td>0</td><td>1</td></p<>	≪PC6C> C6F>	0	1
		\searrow	~	(7				out port	Output port
~			\leq					INT3	TB0OUT0
	$\langle \langle \rangle \rangle$		> (\mathcal{I}					
	Note 1: R	ead-modify-v	write instruct	ion is prohibit	ted for the re	gisters PCCI	R and PCFC.		
~									it is used as a

Port C Register

port, the input signal is inputted to 8-bit timer as the input 0.

Note 3: Can not read the output latch data when PC0, PC1, PC5, and PC6 are output mode.

Figure 3.5.21 Register for Port C

3.5.10 Port D (PD0 to PD3)

Port D is 4-bit general-purpose I/O port. Each bit can be set individually for input or output. Resetting sets port D to input port.

In addition to functioning as a general-purpose I/O port, port D can also function as an input pin (INT4 and INT5)/output pin (TB0IN, TB10UT, TB30UT, and TB10UT1).

These settings operate by programming "1" to the corresponding bit of PDCR and PDFC. Resetting resets the PDCR and PDFC to "0", and sets all bits to input port.

(1) PD0 (INT4, TB1IN0), PD1 (INT5, TB1IN1)

In addition to function as I/O port, port PD0 and PD1 can also function as external interrupt input pins INT4, INT5, timer channel input pins TB1IN0 and TB1IN1.



Note: Can not read the output latch data when output mode.

Figure 3.5.22 Port D (PD0 and PD1)
(2) PD2 (TB1OUT0) and PD3 (TB1OUT1)

In addition to function as I/O port, port PD0 and PD1 can also function as timer channel output pins TB10UT0 and TB10UT1.



				Port	D Registe	er			
		7	6	5	4	3	2	1	0
PD (0034H)	Bit symbol	/	/			PD3	PD2	PD1	PD0
(000000)	Read/Write						R	W	
	After reset					(Ou	Data from e utput latch re	external port gister is set	
				Port D C	Control Re	aister		$\langle \rangle$,
		7	6	5	4	3	2		0
PDCR	Bit symbol		/			PD3C 🔇	PD2C	PD1C	PD0C
(0036H)	Read/Write						$\sum \langle j \rangle$	N	
	After reset					0		0	0
	Function					0: Input 1: Output	0: Input 1: Output	0: Input 1: Output	0: Input 1: Output
					•	21	\sim	A	
							<u> </u>	→Port D I/	O setting
						(7/1)	~ ~	(\bigcirc)	
							\bigcirc		iput)
					10			10	output
				Port D F	unction Re	egister	((
		7	6	5	4	> 3	2	\sum	0
PDFC (0037H)	Bit symbol				\sim	PD3F	PD2F	PD1F	PD0F
(003711)	Read/Write			$\square \checkmark$				Ń	
	After reset			-d		0	0	0	0
	Function					0: Port	0: Port	0: Port	0: Port
				(())		1: TB1OUT1	1: TB1OUT0	1: TB0IN1 INT5 Input	1: TB0IN0 INT4 Input
			C	7			Ľ,	· · ·	t setting asTB1OUT0
				$\bigcirc)$	6				-
			\square			$\langle \gamma \rangle$			<pd2f> 1</pd2f>
			$(\sqrt{5})$)		\sim			<pd2c> 1 It setting as TB1OUT1</pd2c>
				\sim	(7/1)		;		
		$\langle \langle \rangle / \rangle$						DDEC	<pd3f> 1</pd3f>
									<pd3c> 1</pd3c>
			\rightarrow	\square				1 0 011	
	\sim	2			>				
	Note 1: R	ead-modifv-v	vrite instructi	on is prohibit	✓ ted for the real	gisters PDFC	and PDCR.		
		\sim		ch data wher					
<))							
			Fin	jure 3.5.24	L Register	for Port D			
	$ \rightarrow $			Jule 3.3.24	r ivegisiel		,		
		2	\sim						

3.5.11 Port F (PF0 to PF7)

Port F is 8-bit general-purpose I/O port. Each bit can be set individually for input or output. Resetting resets the PFCR and PFFC to "0", and sets all bits to input port. And all bits of output latch register to "1".

In addition to functioning as a general-purpose I/O port, port F can also function as I/O function of serial channel 0 and 1.

These settings operate by writing "1" to the corresponding bit of PFFC.

Resetting resets the PDCR and PDFC to "0", and sets all bits to input port.

(1) Port PF0 and PF3 (TXD0/TXD1)

In addition to function as I/O port, port PF0 and PF3 can also function as TXD output pin of serial channel.

Thus, output buffer feature a programmable open-drain function, and setting enable by PFFC<PF0F, PF3F> and PFCR<PF0C, PF3C> register.



(2) Ports PF1 and PF4 (RXD0 and XD1)

In addition to function as I/O port, port PF1 and PF4 can also function as RXD input pin of serial channel.



(3) Port PF2 (CTS0, SCLK0) and port PF5 (CTS1, SCLK1)

In addition to function as I/O port, port PF2 and PF5 can also function as $\overline{\text{CTS}}$ input pin of serial channel or SCLK I/O pin.





		7	0		F Registe		0	4	0
PF		7	6	5	4	3	2	1	0
03CH)	Bit symbol	PF7	PF6	PF5	PF4	PF	PF2	PF1	PF0
	Read/Write		R/W						
	After reset		Da	ata from exter	nal port (Ou	tput latch reg	ister is set to	o 1)	
				Port F C	Control Reg	gister		\geq	
		7	6	5	4	3	2		0
PFCR	Bit symbol	PF7C	PF6C	PF5C	PF4C	PF3C	PF2C	PF1C	PF0C
003EH)	Read/Write				١	N <			
	After reset	0	0	0	0	0	0	0	0
	Function			•	0: Input	1: Output	$\left(\right) \right)$	•	•
			1		unction Re				
		7	6	5	4	3	2	1	0
PFFC	Bit symbol	-	-	PF5F		(PF3F	PF2F	A	PF0F
(003FH)	Read/Write		W		\square		v 🛇		())W
	After reset	0	0	0		0	0	\mathbb{N}	0
	Function	Always	Always	0: Port		0: Port	0: Port		0: Port
		write "0".	write "0".	1: SCLK1		1; TXD1	1: SCLK0	()	1: TXD0
				output	\Rightarrow		output		
	Port function	setting)	
	<pf3c> <pf3f></pf3f></pf3c>	0	1		\diamond				
	0	Input port	Output por	t ())			\checkmark		
		TXD1	TXD1	7		~	\checkmark		
	1 (Open drain)			~				
	(Open drain)			$\langle \cdot \rangle$	\rightarrow			
	1 (<pf0c> <pf0f></pf0f></pf0c>	Open drain)							
	(PF0C>		Output por) t					

Note 2: PF1/RXD0 and PF4/RXD1 pins do not have a register changing PORT/FUNCTION. For example, when it is used as an input port, the input signal is inputted to SIO as the serial receive data.

Note 3: PF0 and PF3 pins do not have a register (PFODE) for open-drain setting. Please conduct the open-drain setting according to above setting.

Figure 3.5.29 Register for Port F

3.5.12 Port G (PG0 to PG7)

Port G is 8-bit input port and can also be used as the analog input pins for the internal AD converter. PG3 can also be used as ADTRG pin for the AD converter.



3.6 Memory Controller

3.6.1 Function

TMP92CM22 has a memory controller with a variable 4-block address area that controls as follows.

- (1) 4-block address area support
 - Specifies a start address and a block size for 4-block address area.
- (2) Connecting memory specifications Specifies SRAM and ROM as memories to connect with the selected address areas.
 (3) Data bus size selection
 - Whether 8-bit or 16-bit is selected as the data bus size of the respective block address areas.
- (4) Wait control

Wait specification bit in the control register and WAIT input pin control the number of waits in the external bus cycle. Read cycle and write cycle can specify the number of waits individually.

The number of waits is controlled in 6 mode mentioned below.

0 waits, 1 wait, 2 waits, 3 waits, 4 waits N waits (Control with WAIT pin)

3.6.2 Control Register and Operation after Reset Release

This section describes the registers to control the memory controller, the state after reset release and necessary settings.

(1) Control register

The control registers of the memory controller are as follows.

- Control register: BnCSH/BnCSL (n = 0 to 3, EX) Sets the basic functions of the memory controller, that is the connecting memory type, the number of waits to be read and written.
- Memory start address register: MSARn (n = 0 to 3)
 Sets a start address in the selected block address areas.
- Memory address mask register: MAMRn (n = 0 to 3)
 Sets a block size in the selected address areas.

In addition to setting of the above-mentioned registers, it is necessary to set the following registers to control ROM page mode access.

• Page ROM control register: PMEMCR Sets to executed ROM page mode accessing.

(2) Operation after reset release

The start data bus width is determined depending on state of AM1 and AM0 pins just after reset release. Then, the external memory is accessed as follows.

AM1	AM0	Start Mode
0		Don't use this setting
0	~ 1	Start with 16-bit data bus
1) 0	Start with 8-bit data bus
1)	Don't use this setting
((/ / <		

AM1/AM0 pins are valid only just after reset release. In the other cases, the data bus width is set to the value set to BnBUS bit of the control register.

By reset, only control register (B2CSH/B2CSL) of the block address area 2 is automatically effective (B2CSH<B2E> is set to "1" by reset).

The data bus width which is specified by AM1/AM0 pin is loaded to the bit to specify the bus width of the control register in the block address area 2.

The block address area 2 is set to address 000000H to FFFFFFH by reset.

After reset release, the block address areas are specified by the memory start address register (MSAR) and the memory address mask register (MAMR). Then the control register (BnCS) is set.

Set the enable bit (BnE) of the control register to "1" to enable the setting.

3.6.3 Basic Functions and Register Setting

In this section, setting of the block address area, the connecting memory and the number of waits out of the memory controller's functions are described.

(1) Block address area specification

The block address area is specified by two registers.

The memory start address register (MSAR) sets the start address of the block address areas. The memory controller compares between the register value and the address every bus cycles. The address bit which is masked by the memory address mask register (MAMR) is not compared by the memory controller. The block address area size is determined by setting the memory address mask register. The set value in the register is compared with the block address area on the bus. If the compared result is a match, the memory controller sets the chip select signal (\overline{CS}) to "low".

(i) Setting memory start address register

The MS23 to MS16 bits of the memory start address register respectively correspond with addresses A23 to A16. The lower start address A15 to A0 are always set to address 0000H.

Therefore the start address of the block address area are set to addresses 000000H to FF0000H every 64 Kbytes.

(ii) Setting memory address mask registers

The memory address mask register sets whether an address bit is compared or not. Set the register to "0" to compare, or to "1" not to compare.

The address bit to be set is depended on the block address area.

Block address area 0: A20 to A8

Block address area 1: A21 to A8

Block address area 2 to 3: A22 to A15

The above-mentioned bits are always compared. The block address area size is determined by the compared result.

The size to be set depending on the block address area is as follows.

Size (bytes) CS area	256	512	32 K	64 K	128 K	256 K	512 K	1 M	2 M	4 M	8 M
CS0	0	0	0 <	10	0	0	0	0	0		
CS1	$\left(\right)$	0		0	0	0	0	0	0	0	
CS2 to CS3		\land	(0	0	0	0	0	0	0	0	0
$\langle - \rangle$	\geq		$\gamma \bigcirc$	7							

Note: After reset release, only the control register of the block address area 2 is valid. The control register of the block address area 2 has <B2M> bit. Setting <B2M> bit to "0" sets the block address area 2 to addresses 000000H to FFFFFFH. State of after reset release is set this. Setting <B2M> bit to "1" specifies the start address and the address area size as it is in the other block address area.

(iii) Example of register setting

To set the block address area 1 to 512 bytes from address 110000H, set the register as follows.

			1		cyistor			
	7	6	5	4	3	2 <	1	0
Bit symbol	M1S23	M1S22	M1S21	M1S20	M1S19	M1S18	M1S17	M1S16
Setting value	0	0	0	1	0	0	$\left(\left(0 \right) \right)$	> 1
							$\overline{\mathbf{\nabla}}$	

MSAR1	Register
	register

M1S23 to M1S16 bits of the memory start address register MSAR1 correspond with address A23 to A16.

A15 to A0 are cleared to "0". Therefore setting MSAR1 to the above-mentioned value specifies the start address of the block address area to address 110000H.

The start address is set as it is in the other block address areas.

			N	AMR1 Register	
	7	6	5	4 3	2 1 0
Bit symbol	M1V21	M1V20	M1V19	M1V18 M1V17	M1V16 M1V15-9 M1V8
Setting value	0	0	0	0 0	0 0 1

M1V21 to M1V16 and M1V8 bits of the memory address mask register MAMR1 set whether address A21 to A16 and A8 are compared or not. Set the register to "0" to compare, or to "1" not to compare. A23 and A22 are always compared.

Setting the above-mentioned compares A23 to A9 with the values set as the start addresses. Therefore 512 bytes of addresses 110000H to 1101FFH are set as the block address area 1, and compared with the addresses on the bus. If the compared result is a match, the chip select signal $\overline{\text{CS1}}$ is set to "low".

The other block address area sizes are specified like this.

Similarly, A23 is always compared in block address areas 2 to 3. Whether A22 to A15 are compared or not is set to register.

Note: When the set block address area overlaps with the built-in memory area, or both two address areas overlap, the block address area is processed according to priority as follows.

Built-in I/O > Built-in memory > Block address area 0 >1 > 2 > 3 > CSEX

Also that any accessed areas outside the address spaces set by $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ are processed as the CSEX space. Therefore, settings of CSEX apply for the control of wait cycles, data bus width, etc.

(2) Connection memory specification

Setting the BnOM1 to BnOM0 bit of the control register (BnCSH) specifies the memory type to be connected with the block address areas. The interface signal is output according to the set memory as follows. TMP92CM22 prohibit changing default (SRAM/ROM).

BnOM1, BnOM0 Bit (BnCSH register)							
BnOM1	BnOM0	Function	\bigcirc				
0	0	SRAM/ROM (Default)					
0	1	(Reserved))				
1	0	(Reserved)	/				
1	1	(Reserved)					

BnOM1	BnOM0 Bit	(BnCSH register)
		(Drioor register)

(3) Data bus width specification

The data bus width is set for every block address area. The bus size is set by the BnBUS1 and BnBUS0 bits of the control register (BnCSH) as follows.

BnBUS1	BnBUS0	Function
0	0	8-bit bus mode (Default)
0	1	16-bit bus mode
1	0 ((Reserved)
1	1	(Reserved)

BnBUS Bit (BnCSH register)

This way of changing the data bus size depending on the address being accessed is called "dynamic bus sizing". The part where the data is output to is depended on the data size, the bus width and the start address.

Since there is a possibility of abnormal writing/reading of the data if two memories Note: with different bus width are put in consecutive addresses, do not execute an access to placed on both memories with one command.

Data Size	Start	Data Width in	CPU	CPU	Data
(Bit)	Address	Memory Side (Bit)	Address	D15 to D8	D7 to D0
8	4n + 0	8/16	4n + 0	XXXXX	b7 to b0
	4n + 1	8	4n + 1	xxxxx	b7 to b0
		16	4n + 1	b7 to b0	XXXXX
	4n + 2	8/16	4n + 2	xxxxx	b7 to b0
	4n + 3	8	4n + 3	ххххх	b7 to b0
		16	4n +3	b7 to b0	XXXXX
16	4n + 0	8	(1) 4n + 0	XXXXX	b7 to b0
			(2) 4n + 1	xxxxx	🔨 b15 to b8
		16	4n + 0	b15 to b8	b7 to b0
	4n + 1	8	(1) 4n + 1	XXXXX	b7 to b0
			(2) 4n + 2	xxxxx	b15 to b8
		16	(1) 4n + 1	b7 to b0	XXXXX
			(2) 4n + 2	жхххх	b15 to b8
	4n + 2	8	(1) 4n + 2	ххххх	b7 to b0
			(2) 4n + 1	×xxxx	b15 to b8
		16	4n + 2))	b15 to b8	b7 to b0
	4n + 3	8	(1) 4n+3	ххххх <	b7 to b0
			(2) 4n + 4	XXXXX	b15 to b8
		16	(1) 4n + 3	b7 to b0	XXXXX
			(2) 4n + 4	XXXXX	b15 to b8
32	4n + 0	8	(1) 4n + 0	xxxxx	b7 to b0
			(2) 4n + 1	XXXXX	b15 to b8
		$\langle \langle \rangle$	(3) 4n + 2	XXXXX	b23 to b16
			(4) 4n + 3	xxxxx	b31 to b24
		16	(1) 4n + 0	b15 to b8	b7 to b0
			(2) 4n + 2	b31 to b24	b23 to b16
	4n + 1	8	(1) 4n + 0	xxxxx	b7 to b0
		(())	(2) 4n + 1	XXXXX	b15 to b8
	G		(3) 4n + 2	xxxxx	b23 to b16
	\sim ((/		(4) 4n + 3	xxxxx	b31 to b24
	$\bigcirc \lor$	16	(1) 4n + 1	b7 to b0	XXXXX
) (2) 4n + 2	b23 to b16	b15 to b8
			(3) 4n + 4	xxxxx	b31 to b24
	4n + 2	8	(1) 4n + 2	xxxxx	b7 to b0
~ ~	\sim		(2) 4n + 3	xxxxx	B15 to b8
			(3) 4n + 4	XXXXX	b23 to b16
	ク	\wedge	(4) 4n + 5	xxxxx	b31 to b24
		16	(1) 4n + 2	b15 to b8	b7 to b0
			(2) 4n + 4	b31 to b24	b23 to b16
	4n + 3	8	(1) 4n + 3	XXXXX	b7 to b0
$ \rightarrow $	$(\langle \rangle)$	\sum	(2) 4n + 4	ххххх	b15 to b8
			(3) 4n + 5	XXXXX	b23 to b16
\searrow		\geq	(4) 4n + 6	ххххх	b31 to b24
\sim		16	(1) 4n + 3	b7 to b0	XXXXX
			(2) 4n + 4	b23 to b16	b15 to b8

xxxxx: During a read, data input to the bus ignored. At write, the bus is at high impedance and the write strobe signal remains inactive.

(4) Wait control

The external bus cycle completes a wait of two states at least (100 ns at $f_{SYS} = 20$ MHz).

Setting the <BnWW2:0> and <BnWR2:0> of BnCSL specifies the number of waits in the read cycle and the write cycle. BnWW is set with the same method as BnWR.

	BIIIII		
BnWW2	BnWR1	BnWW0	Function
BnWR2	BnWW1	BnWR0	
0	0	1	2 states (0 waits) access fixed mode
0	1	0	3 states (1 wait) access fixed mode (Default)
1	0	1	4 states (2 waits) access fixed mode
1	1	0	5 states (3 waits) access fixed mode
1	1	1	6 states (4 waits) access fixed mode
0	1	1	WAIT pin input mode
	Others		(Reserved)

BnWW/BnWR Bit	(BnCSI	Register)
		Trogistor)

(i) Waits number fixed mode

The bus cycle is completed with the set states. The number of states is selected from 2 states (0 waits) to 6 states (4 waits).

(ii) \overline{WAIT} pin input mode

This mode samples the $\overline{\text{WAIT}}$ input pins. It continuously samples the $\overline{\text{WAIT}}$ pin state and inserts a wait if the pin is active. The bus cycle is minimum 2 states. The bus cycle is completed when the wait signal is non-active ("High" level) at 2 states. The bus cycle extends if the wait signal is active at 2 states and more.

If a lot of connected pertain ROM and etc. (Much data-output-floating-time (tDF)), each other's data-bus-output-recovery-time is trouble. However, by setting BnREC of control register (BnCSH), can to insert dummy cycle of 1-state just before first bus cycle of starting access another block address.

BnREC Bit (I	BnCSH register)
0	No dummy cycle is inserted (Default).
	Dummy cycle is inserted.



- (5) Bus access timing
 - External read/write bus cycle (0 waits)



- T1 T2 CLKOUT (20 MHz) $\overline{\text{cs}}$ Address ı RD Read D7 to D0 Input WR Write D7 to D0 **Dutput** WAIT $\langle \rangle$ Î Sampling External read/write bus cycle (n waits at \overline{WAIT} pin input mode) . ΤW Τ1 T2 CLKOUT (20 MHz) $\overline{\text{CS}}$ Address $\overline{\mathsf{RD}}$ 55 Read D7 to D0 Input ነን WR Write D7 to D0 Output WAIT Sampling Sampling
- External read/write bus cycle (0 waits at WAIT pin input mode)





(6) Connecting external memory

Figure 3.6.1 shows an example of how to connect external memory to the TMP92CM22.

This example connects ROM and SRAM in 16-bit width.



By resetting, TMP92CM22 function as output port. Output latch of P82 ($\overline{CS2}$) is cleared to "0", and output "L". Output latch of P80 ($\overline{CS0}$), P81 ($\overline{CS1}$) and P83 $(\overline{CS3})$ are set to "1", and output "H".

When set port 8 from port function to CS function, set need bit of P8FC register to "1".

Note: When set P82 as CS2 after release reset, set function register remain output latch of P82 is "0" (P8<P82> = 0). (P8FC<P82F> = 1)

If set function register (P8FC<P82F> = 1) after set output latch of P82 to "1" (P8<P82> = 1), maybe don't read ROM data during changing from port function to $\overline{CS2}$.

3.6.4 ROM Control (Page mode)

This section describes ROM page mode accessing and how to set registers. ROM page mode is set by the page ROM control register.

(1) Operation and how to set the registers

The TMP92CM22 supports ROM access of the page mode. ROM access of the page mode is specified only in block address area 2.

ROM page mode is set by the page ROM control register (PMEMCR). Setting <OPGE> of the PMEMCR register to "1" sets the memory access of the block address area to ROM page mode access.

The number of read cycles is set by the <OPWR1:0> bit of the PMEMCR register.

OPWR1	OPWR0	Number of Cycle in A Page	λ	\geq
0	0	1 state (n-1-1-1 mode) (n ≥ 2)		
0	1	2 states (n-2-2-2 mode) (n \ge 3)		
1	0	3states (n-3-3-3 mode) (n \ge 4)		
1	1	(Reserved)	GO I	

	requeter
OPWR1/OPWR0 Bit	reasien

Note: Set the number of waits ("n") using the control register (BnCSL) in each block address area.

The page size (The number of bytes) of ROM in the CPU side is set by the <PR1:0> of the PMEMCR register. When data is read out up to the border of the set page, the controller completes the page reading operation. The start data of the next page is read in the normal cycle. The following data is set to page read again.

PR1 PR0 ROM Page Size 0 0 64 bytes 0 1 32 bytes	_	6	PR1/PR0	Bit (PMEMCR register)
		PR1	PR0	ROM Page Size
0 1 32 bytes		0	0	64 bytes
	\leq	0	1	32 bytes
1 0 16 bytes			0	16 bytes
1 1 8 bytes		\rightarrow	1	8 bytes



3.6.5 List of Registers

The memory control registers and the settings are described as follows. For the addresses of the registers, see list of special function registers in section 5.

(1) Control registers

The control register is a pair of BnCSL and BnCSH. ("n" is a number of the block address area.) BnCSL has the same configuration regardless of the block address areas. In BnCSH, only B2CSH which is corresponded to the block address area 2 has a different configuration from the others.

			BnCS	SL	~	$(7/\diamond$							
	7	6	5	4	3	2	1	0					
Bit symbol		BnWW2	BnWW1	BnWW0		BnWR2	BnWR1	BnWR0					
Read/Write			W		\mathcal{A}	Ŋ٢	W						
After reset		0	1	0		0	1	0					
BnWW[2:0] S	pecifies the	number of w	rite waits.	4		7	20	\searrow					
001 = 2 states (0 waits) access 010 = 3 states (1 wait) access													
101 = 4 states (2 waits) access 110 = 5 states (3 waits) access													
111 = 6 states (4 waits) access $011 = WAIT$ pin input mode													
Others = (Reserved)													
BnWR[2:0] Specifies the number of read waits.													
001 = 2 states (0 waits) access 010 = 3 states (1 wait) access													
101 = 4 stat	es (2 waits)	access		11	0 = 5 states	(3 waits) acc	cess						
111 = 6 stat	es (4 waits)	access	$\langle \land \rangle$	01	1 = WAIT p	in input mod	e						
Others = (R	eserved)	<	\langle / \rangle	' [[
		C	\sim		\geq)))							
)B2CS	SH									
	7	6	5	4	3	2	1	0					
Bit symbol	B2E	B2M	\backslash	B2REC	B2OM1	B2OM0	B2BUS1	B2BUS0					
Read/Write	(V	$\sqrt{2}$			~	W	'						
After reset	1) 0	X	0	0	0	0	0					
B2E Enab	le bit.			/ 5)									
0 - No chin	coloct cigno			\bigcirc									

0 = No chip select signal output

1 = Chip select signal output (Default)

Note: After reset release, only the enable bit B2E of B2CSH register is valid ("1").

B2M Specifies the block address area.

0 = Sets the block address area of CS2 to addresses 000000H to FFFFFH (Default)

1 = Sets the block address area of CS2 to programmable

Note: After reset release, the block address area 2 is set to addresses 000000H to FFFFFH.

B2REC Sets the dummy cycle for data output recovery time.

0 = Not insert a dummy cycle (Default)

1 = Insert a dummy cycle

B2OM[1:0]

00 = SRAM or ROM (Default)

Others = (Reserved)

B2BUS[1:0] Sets the data bus width.

00 = 8 bits (Default)

01 = 16 bits

10 = (Reserved)

11 = (Reserved)

Note: The value of B2BUS bit is set according to the state of AM[1:0] pin after reset release.

	7	6	5	4	3	2		\searrow_0
Bit symbol	BnE			BnREC	BnOM1	BnOM0	BnBUS1	> BnBUS0
Read/Write	W))	VV V	96)
After reset	0			0	0	0		0

BnE Enable bit.

0 = No chip select signal output (Default)

1 = Chip select signal output

Note: After reset release, only the enable bit B2E of B2CSH register is valid ("1")

BnREC Sets the dummy cycle for data output recovery time.

0 = Not insert a dummy cycle (Default)

1 = Insert a dummy cycle

BnOM[1:0]

00 = SRAM or ROM (Default)

01 = (Reserved)

10 = (Reserved)

11 = (Reserved)

BnBUS[1:0] Sets the data bus width.

01 = 16 bits

10 = (Reserved)

11 = (Reserved)

 \square

			BE	EXCSL								
	7	6	5	4	3	2	1	0				
Bit symbol		BEXWW2	BEXWW1	BEXWW0		BEXWR2	BEXWR1	BEXWR0				
Read/Write	\sim		W	1	\sim		W					
After reset		0	1	0		0	1	0				
BEXWV	V[2:0] Specif	ies the numbe	er of write wa	its.								
001	= 2 states (0	waits) acces	6		010 = 3 state	es (1 wait) aco	cess					
101 = 4 states (2 waits) access110 = 5 states (3 waits) access												
111 = 6 states (4 waits) access 011 = WAIT pin input mode												
Othe	ers = (Reserv	ved)					/					
BEXWF	R[2:0] Specifi	es the numbe	r of read wait	s.	((
001	= 2 states (0	waits) acces	6		010 = 3 state	es (1 wait) aco	cess					
101	= 4 states (2	waits) acces	6		110 = 5 state	es (3 waits) ac	cess					
111 :	= 6 states (4	waits) access	6		011 = WAIT	pin input mod	e	\searrow				
Othe	ers = (Reserv	ved)		($\overline{\Omega}$		Δ	>				
					//))	\diamond	(O))				
			BE	EXCSH		$\langle \rangle$	401	/				
	7	6	5	4	> 3	2		0				
Bit Symbol		_	-	$\langle \langle - \rangle \rangle$	BEXOM1	BEXOM0	BEXBUS1	BEXBUS0				
Read/Write			W	$\langle \rangle \rangle$			Ń					
After reset		Ą	lways write 0	<u>).</u>	0	((0))	0	0				
BEXON	1[1:0]		$\leq \langle \rangle$	\searrow	$\langle \frown \rangle$							
00 =	SRAM or R	OM (Default)		>	$\langle \rangle$							
	(Reserved)		(())									
10 =	(Reserved)			~	\sim							
	(Reserved)		$\langle \rangle$									
BEXBU			\mathcal{I}		\rightarrow							
	8 bits (Defa	ult)		$\langle \rangle$								
	16 bits			$(\Pi \wedge)$	~							
	(Reserved)			$(\vee \bigcirc)$								
11 =	(Reserved)			\sim								
		> '	$\langle -$									
\sim	>											
	<u></u>	^	,	7								
\square		A	(
$\langle (() \rangle$))		\leq									
			\sim									
		\mathcal{N})									
	2											
\searrow		\searrow										

BEXCSL

(1) Block address area specification register

A start address and range in the block address are specified by the memory start address register (MSARn) and the memory address mask register (MAMRn). The memory start address register sets all start address similarly regardless of the block address areas. The bit to be set by the memory address mask register is depended on the block address area.

		Ν	ISARn (n	= 0 to 3)			\sum			
	7	6	5	4	3	2	\mathcal{D}_1	0		
Bit symbol	MnS23	MnS22	MnS21	MnS20	MnS19	MnS18	MnS17	MnS16		
Read/Write	R/W									
After reset	1	1	1	1	1((7	1	1		

MnS<23:16>

Sets a start address.

Sets the start address of the block address areas. The bit is corresponding to the address A23 to A16.

			MAM	R0))		$\langle \mathcal{V} \rangle$				
	7	6	5	4	3	2		0			
Bit symbol	M0V20	M0V19	M0V18	M0V17	M0V16	M0V15	M0V14-9	M0V8			
Read/Write		R/W									
After reset	1	1	(1)	1	1 ((77/1	1	1			
			21			7)]					

M0V<20:8>

Enables or masks comparison of the addresses. M0V20 to M0V8 are corresponding to addresses A20 to A8. The bit of M0V14 to M0V9 is corresponding to address A14 to A9 by 1 bit. If "0" is set, the comparison between the value of the address bus and the start address is enabled. If "1" is set, the comparison is masked.

() MAMR1											
	7 6	5	4	3	2	1	0				
Bit symbol	M1V21 M1V20	M1V19	M1V18	M1V17	M1V16	M1V15-9	M1V8				
Read/Write		. (7	/ _ R/	W							
After reset	1 1		\mathcal{I}_{1}	1	1	1	1				

M1V<21:8>

Enables or masks comparison of the addresses. M1V21 to M1V8 are corresponding to addresses A21 to A8. The bits of M1V15 to M1V9 are corresponding to address A15 to A9 by 1 bit. If "0" is set, the comparison between the value of the address bus and the start address is enabled. If "1" is set, the comparison is masked.

$\langle \rangle$	(\bigcirc)	MAMRn (n = 2 to 3)									
	\backslash	7	6	5	4	3	2	1	0		
	Bit symbol	MnV22	MnV21	MnV20	MnV19	MnV18	MnV17	MnV16	MnV15		
	Read/Write				R/	W					
\sim	After reset	1	1	1	1	1	1	1	1		

 \sim

MnV<22:15>

Enables or masks comparison of the addresses. MnV22 to MnV15 are corresponding to addresses A22 to A15. If "0" is set, the comparison between the value of the address bus and the start address is enabled. If "1" is set, the comparison is masked.

After a reset, MASR0 to MASR3 and MAMR0 to MAMR3 are set to "FFH". B0CSH<B0E>, B1CSH<B1E>, and B3CSH<B3E> are reset to "0". This disables the CS0, CS1, and CS3 areas. However, B2CSH<B2M> is reset to "0" and B2CSH<B2E> to "1", and CS2 is enabled 000000H to FFFFFFH. Also the bus width and the number of waits specified in BEXCSH/L are used for accessing address except the specified CS0 to CS3 area.

(2) Page ROM control register (PMEMCR)

The page ROM control register sets page ROM accessing. ROM page accessing is executed only in block address area 2.

	7	6	5	4	3	2	1	0
Bit symbol	/		/	OPGE	OPWR1	OPWR0	PR1	PR0
Read/Write						R/W		
After reset	/			0	0	Q) >1	0

PMEMCR

OPGE Enable bit.

0 = No ROM page mode accessing (Default)

1 = ROM page mode accessing

OPWR [1:0] Specifies the number of waits.

- 00 = 1 state (n-1-1-1 mode) (n ≥ 2) (Default)
- $01=2 \; states \; (n\text{-}2\text{-}2\text{-}2 \; mode) \; (n \geq 3)$
- 10 = 3 states (n-3-3-3 mode) (n ≥ 4)
- 11 = (Reserved)

Note: Set the number of waits "n" to the control register (BhCSL) in each block address area.

PR [1:0] ROM page size.

- 00 = 64 bytes
- 01 = 32 bytes
- 10 = 16 bytes (Default)

11 = 8 bytes

			la	ble 3.6.1	Control Re	gister			
		7	6	5	4	3	2	1	0
B0CSL	Bit symbol		B0WW2	B0WW1	B0WW0		B0WR2	B0WR1	B0WR0
(0140H)	Read/Write		Bowwz	W	Bommo		DOWINZ	W	Downto
(014011)	After reset		0	1	0		0	1	0
B0CSH	Bit symbol	BOE	-	_	BOREC	B0OM1	B0OM0	B0BUS1	BOBUSO
(0141H)	Read/Write	DOL				V		DODUUT	DODOOO
(014111)	After reset	0	0 (Note)	0 (Note)	0	0	0	0	0
MAMR0	Bit symbol	M0V20	M0V19	M0V18	M0V17	M0V16	M0V15	M0V14-V9	M0V8
(0142H)	Read/Write	1110 120	100 10	100010		/W			1110 1 0
(011211)	After reset	1	1	1	1	1			1
MSAR0	Bit symbol	M0S23	M0S22	M0S21	M0S20	M0S19	M0\$18	M0S17	M0S16
(0143H)	Read/Write	modeo	MOOLL	MICOL I		W		moorr	moero
(••••••)	After reset	1	1	1	1	1		1	1
B1CSL	Bit symbol	/	B1WW2	B1WW1	B1WW0		B1WR2	B1WR1	B1WR0
(0144H)	Read/Write			W		\sim	\bigcirc	W	
(•••••)	After reset		0	1	0		0	1	0
B1CSH	Bit symbol	B1E	-	<u> </u>	B1REC	B10M1	B1OM0	B1BUS1	B1BUS0
(0145H)	Read/Write	DIE				W W	BIONO	DIBOOT	BIBOOD
(014011)	After reset	0	0 (Note)	0 (Note)	0	77/0	0	0	0
MAMR1	Bit symbol	M1V21	M1V20	M1V19	M1V18	(M1V17	M1V16	M1V15-V9	M1V8
(0146H)	Read/Write					W			
()	After reset	1	1	1		1	T		1
MSAR1	Bit symbol	M1S23	M1S22	M1S21	M1S20	M1S19	M1S18	M1S17	M1S16
(0147H)	Read/Write				$\langle R$	Ŵ	\bigcirc)	
	After reset	1	1	1 (1	$\overline{}_{1}$	1	1
B2CSL	Bit symbol		B2WW2	B2WW1	B2WW0		B2WR2	B2WR1	B2WR0
(0148H)	Read/Write			Ŵ			\bigcirc	W	
	After reset		0	<u> </u>	0	\sim	0	1	0
B2CSH	Bit symbol	B2E	B2M		B2REC	B2OM1	B2OM0	B2BUS1	B2BUS0
(0149H)	Read/Write			$\left(\begin{array}{c} \end{array} \right)$	N	v //	/		
	After reset	1	0	0 (Note)	0	0	0	0	0
MAMR2	Bit symbol	M2V22	M2V21	M2V20	M2V19	M2V18	M2V17	M2V16	M2V15
(014AH)	Read/Write				R	W			
	After reset	1	1	// 1	1 N	A 1	1	1	1
MSAR2	Bit symbol	M2S23	M2S22	M2S21	M2S20	M2S19	M2S18	M2S17	M2S16
(014BH)	Read/Write		$(\vee /))$			Ŵ		i	
	After reset			1	$\overline{\left(1/1 \right)}$	1	1	1	1
B3CSL	Bit symbol		B3WW2	B3WW1	B3WW0		B3WR2	B3WR1	B3WR0
(014CH)	Read/Write			W				W	
	After reset	1	0		0		0	1	0
B3CSH	Bit symbol	B3E	× –		B3REC	B3OM1	B3OM0	B3BUS1	B3BUS0
(014DH)	Read/Write	2	- 4			V		-	-
	After reset	0	0 (Note)	0 (Note)	0	0	0	0	0
MAMR3	Bit symbol	M3V22	M3V21	M3V20	M3V19	M3V18	M3V17	M3V16	M3V15
(014EH)	Read/Write					/W	4	4	4
MCADO	After reset) 1	1	1	1	1	1	1	1
MSAR3	Bit symbol	M3S23	M3S22	M3S21	M3S20	M3S19	M3S18	M3S17	M3S16
(014FH)	Read/Write After reset	1		1	К/ 1	/W 1	1	1	1
BEXCSH	Bit symbol					BEXOM1	BEXOM0	BEXBUS1	BEXBUS0
(0159H)	Read/Write					BEXOINT		N	BEAB030
	After reset	\sim		\sim		0	0	0	0
BEXCSL	Bit symbol		BEXWW2	BEXWW1	BEXWW0	, 	BEXWR2	BEXWR1	BEXWR0
(0158H)	Read/Write	\sim		W				W	52/10110
· · · · · /	After reset	\sim	0	1	0	\sim	0	1	0
PMEMCR		\sim	,		OPGE	OPWR1	OPWR0	PR1	PR0
(0166H)	Read/Write	\sim	\sim	\sim			R/W		
. ,	After reset				0	0	0	1	0
I		avs write "O	"						

Note1: Always write "0". Note2: Read-modify-write instruction is prohibited for BnCSL, BnCSH registers (n=0 to 3, EX).

3.6.6 Caution

If the parasitic capacitance of the read signal (Output enable signal) is greater than that of the chip select signal, it is possible that an unintended read cycle occurs due to a delay in the read signal. Such an unintended read cycle may cause a trouble as in the case of (a) in Figure 3.6.3



Example: When using an externally connected flash EEPROM which users JEDEC standard commands, note that the toggle bit may not be read out correctly. If the read signal in the cycle immediately preceding the access to the flash EEPROM does not go "high" in time, as shown in Figure 3.6.4 an unintended read cycle like the one shown in (b) may occur.



When the toggle bit reverse with this unexpected read cycle, TMP92CM22 always reads same value of the toggle bit, and cannot read the toggle bit correctly. To avoid this phenomenon, the data polling control recommended.

(2) The cautions at the time of the functional change of a \overline{CSn} .

A chip select signal output has the case of a combination terminal with a general-purpose port function. In this case, an output latch register and a function control register are initialized by the reset action, and an object terminal is initialized by the port output ("1" or "0") by it.

<u>Functional change</u>

Although an object terminal is changed from a port to a chip select signal output by setting up a function control register (PnFC register), the short pulse for several ns may be outputted to the changing timing. Although it does not become especially a problem when using the usual memory, it may become a problem when using a special memory.

* XX is a function register address.(When an output port is initialized by "0")



<u>The measure by software</u>

The countermeasures in S/W for avoiding this phenomenon are explained.

Since CS signal decodes the address of the access area and is generated, an unnecessary pulse is outputted by access to the object CS area immediately after setting it as a CSn function. Then, if internal area is accessed also immediately after setting a port as CS function, an unnecessary pulse will not output.

- 1. Prohibition of use of an NMI function
- 2. The ban on interruption under functional change (DI command)
- 3. A dummy command is added in order to carry out continuous internal access.
- 4. (Access to a functional change register is corresponded by 16-bit command. (LDW command))



3.7 8-Bit Timers (TMRA)

The TMP92CM22 features 4 built-in 8-bit timers.

These timers are paired into four modules: TMRA01 and TMRA23. Each module consists of two channels and can operate in any of the following four operating modes.

- 8-bit interval timer mode
- 16-bit interval timer mode
- 8-bit programmable square wave pulse generation output mode (PPG: Variable duty cycle with variable period)
- 8-bit pulse width modulation output mode (PWM: Variable duty cycle with constant period)

Figure 3.7.1 and Figure 3.7.2 show block diagrams for TMRA01 and TMRA23.

Each channel consists of an 8-bit up counter, an 8-bit comparator and an 8-bit timer register. In addition, a timer flip-flop and a prescaler are provided for each pair of channels.

The operation mode and timer flip-flops are controlled by five controls SFR (Special-function registers).

Each of the two modules (TMRA01 and TMRA23) can be operated independently. All modules operate in the same manner; hence only the operation of TMRA01 is explained here.

The contents of this chapter are as follows.

- 3.7.1 Block diagrams
- 3.7.2 Operation of Each Circuit
- 3.7.3 SFRs
- 3.7.4 Operation in Each Mode
 - (1) 8-bit timer mode
 - (2) 16-bit timer mode
 - (3) 8-bit PPG (Programmable pulse generation) output mode
 - (4) 8-bit PWM (Pulse width modulation) output mode
 - (5) Mode settings

Specificatio	Module	Timer A01	Timer A23	
External pin	Input pin for external clock	TA0IN (Shared with PC0)	None	
	Output pin for timer flip-flop	TA1OUT (Shared with PC1)	TA3OUT (Shared with PC5)	
	Timer RUN register	TA01RUN (1100H)	TA23RUN (1108H)	
	Timer register	TA0REG (1102H) TA1REG (1103H)	TA2REG (110AH) TA3REG (110BH)	
SFR (Address)	Timer mode register	TA01MOD (1104H)	TA23MOD (110CH)	
	Timer flip-flop control register	TA1FFCR (1105H)	TA3FFCR (110DH)	

Table 3.7.1 Registers and Pins for Each Module

3.7.1 Block Diagrams



Figure 3.7.1 TMRA01 Block Diagram



3.7.2 Operation of Each Circuit

(1) Prescaler

A 9-bit prescaler generates the input clock to TMRA01.

The prescaler's operation can be controlled using TA01RUN<TA0PRUN> in the timer control register. Setting <TA0PRUN> to "1" starts the count; setting <TA0PRUN> to "0" clears the prescaler to "0" and stops operation. Table 3.7.2 shows the various prescaler output clock resolutions.

Clock gear selection SYSCR1	System clock selection SYSCR1	-	Timer counter input clock TMRA prescaler TAxMOD <taxclk1:0></taxclk1:0>					
<gear2:0></gear2:0>	<sysck></sysck>		φT1(1/2)	φT4(1/8)	фT16(1/32)	фT256(1/512)		
000 (1/1)			fc/16	fc/64	fc/256	fc/4096		
001 (1/2)			fc/32	fc/128	fc/512	fc/8192		
010 (1/4)	0 (fc)	1/8	fc/64	fc/256	fc/1024	fc/16384		
011 (1/8)			fc/128	fc/512	fc/2048	fc/32768		
100 (1/16)			fc/256	fc/1024	fc/4096	fc/65536		

Table 3.7.2	Prescaler Output Clock Resolution

(2) Up counters (UC0 and UC1)

These are 8-bit binary counters which count up the input clock pulses for the clock specified by TA01MOD.

The input clock for UC0 is selectable and can be either the external clock input via the TA0IN pin or one of the three internal clocks ϕ T1, ϕ T4, or ϕ T16. The clock setting is specified by the value set in TA01MOD<TA01CLK1:0>.

The input clock for UC1 depends on the operation mode. In 16-bit timer mode, the overflow output from UC0 is used as the input clock. In any mode other than 16-bit timer mode, the input clock is selectable and can either be one of the internal clocks ϕ T1, ϕ T16, or ϕ T256, or the comparator output (The match detection signal) from TMRA0.

For each interval timer the timer operation control register bits TA01RUN<TA0RUN> and TA01RUN<TA1RUN> can be used to stop and clear the up counters and to control their count. A reset release both up counters, stopping the timers.

(3) Timer registers (TA0REG and TA1REG)

These are 8-bit registers, which can be used to set a time interval. When the value set in the timer register TAOREG or TA1REG matches the value in the corresponding up counter, the comparator match detect signal goes Active. If the value set in the timer register is 00H, the signal goes active when the up counter overflows.

The TAOREG are double buffer structure, each of which makes a pair with register buffer.

The setting of the bit TA01RUN<TA0RDE> determines whether TA0REG's double buffer structure is enabled or disabled. It is disabled if <TA0RDE> = "0" and enabled if <TA0RDE> = "1".

When the double buffer is enabled, data is transferred from the register buffer to the timer register when a 2^n overflow occurs in PWM mode, or at the start of the PPG cycle in PPG mode. Hence the double buffer cannot be used in timer mode.

A reset initializes <TAORDE> to "0", disabling the double buffer. To use the double buffer, write data to the timer register, set <TAORDE> to "1", and write the following data to the register buffer Figure 3.7.3 show the configuration of TAOREG



Note: The same memory address is allocated to the timer register and the register buffer. When <TAORDE> = 0, the same value is written to the register buffer and the timer register; when <TAORDE> = 1, only the register buffer is written to.

The address of each timer register is as follows. TAOREG: 001102H TA1REG: 001103H TA2REG: 00110AH TA3REG: 00110BH All these registers are write only and cannot be read. (4) Comparator (CP0)

The comparator compares the value in an up counter with the value set in a timer register. If they match, the up counter is cleared to 0 and an interrupt signal (INTTA0 or INTTA1) is generated. If timer flip-flop inversion is enabled, the timer flip-flop is inverted at the same time.

(5) Timer flip-flop (TA1FF)

The timer flip-flop (TA1FF) is a flip-flop inverted by the match detects signal (8-bit comparator output) of each interval timer.

Whether inversion is enabled or disabled is determined by the setting of the bit TA1FFCR<TA1FFIE> in the timer flip-flops control register. A reset clears the value of TA1FF to "0". Programming "01" or "10" to TA1FFCR<TA1FFC1:0> sets TA1FF to 0 or 1. Programming "00" to these bits inverts the value of TA1FF. (This is known as software inversion.)

The TA1FF signal is output via the TA1OUT pin (which can also be used as PC1). When this pin is used as the timer output, the timer flip-flop should be set beforehand using the port C function register PCFC.

Note: When the double buffer is enabled for an 8-bit timer in PWM or PPG mode, caution is required as explained below.

If new data is written to the register buffer immediately before an overflow occurs by a match between the timer register value and the up-counter value, the timer flip-flop may output an unexpected value.

For this reason, make sure that in PWM mode new data is written to the register buffer by six cycles ($f_{SYS} \times 6$) before the next overflow occurs by using an overflow interrupt.

When using PPG mode, make sure that new data is written to the register buffer by six cycles before the next cycle compare match occurs by using a cycle compare match interrupt.



Example when using PWM mode

3.7.3 SFRs




				TMRA	23 Mode R	legister				
		7	6	5	4	3	2	1	0	
A23MOD	Bit symbol	TA23M1	TA23M0	PWM21	PWM20	TA3CLK1	TA3CLK0	TA2CLK1	TA2CLK0	
110CH)	Read/Write					/W				
	After reset	0	0	0	0	0	0	0	0	
	Function	Operation mo	ode	PWM cycle		TMRA3 sour	ce clock	TMRA2 sou	rce clock	
		00: 8-bit time	er mode	00: Reserve	d	00: TA2TRO	3	00: Reserve	d	
		01: 16-bit tim					01: \overline{T1}		01: φT1	
		10: 8-bit PPC		10: 2 ⁷		10: φT16		10: ∳T4		
		11: 8-bit PW	M mode	11: 2 ⁸		11:		11: ∳T16		
			1		1		(Ω)		. <u> </u>	
						2 input clock				
					00	Don't set		1		
					00					
					10	φT4 (Prescal				
					11	↓T + (i researce) ↓T 16 (Prescarce) ↓T 16 (
						7	(\leq		
						input clock	\Diamond	9/2		
						TA23MOD		TA23MOD		
						<ta23m1:0></ta23m1:0>		<ta23m1:< td=""><td></td></ta23m1:<>		
							put for TMRA	2 Overflow c TMRA2	utput for	
				G	01	φT1	$\overline{}$			
				4	10	φT16	// {}	(16-bit tim	er mode)	
				20		ф Т256	\subseteq			
						cycle in PWM	mode			
				()	00	Reserved)			
				(\bigcirc)	01	2 ⁶ × Source	clock			
			\square		10	$2^7 \times \text{Source}$				
					~11	2 ⁸ × Source	clock			
				9	71	\sim				
			$(// \uparrow)$		→Select (operation mod	de for TMRA2	3		
				/	00	8-bit timer × 2	2ch			
				$\langle \rangle$)01	16-bit timer				
					10	8-bit PPG				
					11	8-bit PWM (T				
	~	~	\checkmark			8-bit timer (T	MRA3)			
	\sim	Ζ.								
	4	\bigtriangledown	6	>						
	C	$\overline{)}$	Figur	e 3.7.6 R	egister for 7	TMRA23				
			$\sqrt{2}$							
		Z	\sim							

TMRA23 Mode Register





TMRA3 Flip-Flop Control Register

Symbol	Address	7	6	5	4	3	2	1	0		
Cymbol	71001000	'	0	U	-	U	2	I	0		
					-						
TA0REG	1102H		W								
			Undefined								
					-		\sim				
TA1REG	1103H		W								
					Undef	fined	(($\mathcal{I}\mathcal{I}$			
					-			\mathcal{I}			
TA2REG	110AH	W (7/A									
			Undefined								
			-								
TA3REG	110BH	w (())>									
		Undefined									
		•									

Timer Register (TA0REG to TA3REG)

Note: Read-modify-write instruction is prohibited for above registers.

Figure 3.7.9 Register for TMRA

16/fc)s at $f_C =$

3.7.4 Operation in Each Mode

(1) 8-bit timer mode

Both TMRA0 and TMRA1 can be used independently as 8-bit interval timers. When set function and count data, TMRA0 and TMRA1 should be stopped.

1. Generating interrupts at a fixed interval (using TMRA1)

To generate interrupts at constant intervals using TMRA1 (INTTA1), first stop TMRA1 then set the operation mode, input clock and a cycle to TA01MOD and TA1REG register, respectively. Then, enable the interrupt INTTA1 and start TMRA1 counting.

Example: To generate an INTTA1 interrupt every 40 μ s at f_C = 40 MHz, set each register as follows:

	MSB						L	SB	
_	7	6	5	4	3	2	1	0	$(\vee/5)$ \sim (\bigcirc)
TA01RUN	\leftarrow -	Х	Х	Х	-	-	0	- /	Stop TMRA1 and clear it to 0.
TA01MOD	← 0	0	Х	Х	0	1	-	- ((Select 8-bit timer mode and select of t (=(1
								\square	40MHz) as the input clock.
TA1REG	← 0	1	1	0	0	1	0	04	Set 40 μ s ÷ ϕ T1 = 100 = 64H to TAREG.
INTETA01	← X	1	0	1	-	-	-	\sim	Enable INTTA1 and set it to Level 5.
TA01RUN	\leftarrow -	Х	Х	Х	_	1	1	(-)	Start TMRA1 counting.
X : Don't car	e, – : No	o cha	ange	•		~	6	\swarrow	

Select the input clock refers to Table 3.7.3.

Table 3.7.3	Selecting Interrupt Interval	and the Input Clock	Using 8-Bit Timer

rrupt Interval (at f _{SYS} = 20 MHz)	Resolution
0.4 μs to 102.4 μs	0.4 μs
1.6 μs to 409.6 μs	1.6 μs
6.4 µs to 1.638 ms	6.4 μs
102.4 µs to 26.21 ms	102.4 μs
	0.4 μs to 102.4 μs 1.6 μs to 409.6 μs 6.4 μs to 1.638 ms

Note: The input clocks for TMRA0 and TMRA1 differ as follows:

TMRA0: Uses TMRA0 input (TA0IN) and can be selected from ϕ T1, ϕ T4, or ϕ T16.

TMRA1: Matches output of TMRA0 (TA0TRG) and can be selected from ϕ T1, ϕ T16, ϕ T256.

2. Generating a 50% duty ratio square wave pulse

The state of the timer flip-flop (TA1FF1) is inverted at constant intervals and its status output via the timer output pin (TA1OUT).

Example: To output a 2.4 μ s square wave pulse from the TA1OUT pin at f_C = 40 MHz, use the following procedure to make the appropriate register settings. This example uses TMRA1; however, either TMRA0 or TMRA1 may be used.



 Making TMRA1 count up on the match signal from the TMRA0 comparator Select 8-bit timer mode and set the comparator output from TMRA0 to be the input clock to TMRA1.





(2) 16-bit timer mode

A 16-bit interval timer is configured by pairing the two 8-bit timers TMRA0 and TMRA1.

To make a 16-bit interval timer, in which TMRA0 and TMRA1 are cascaded together, set TA01MOD<TA01M1:0> to 01,

In 16-bit timer mode, the overflow output from TMRA0 is used as the input clock for TMRA1, regardless of the value set in TA01MOD<TA01CLK1:0>. Table 3.7.3 shows the relationship between the timer (Interrupt) cycle and the input clock selection.

To set the timer interrupt interval, set the lower eight bits in timer register TA0REG and the upper eight bits in TA1REG. Be sure to set TA0REG first (As entering data in TA0REG temporarily disables the compare, while entering data in TA1REG starts the compare).

Example: To generate an INTTA1 interrupt every 0.4 s at $f_C = 40$ MHz, set the timer registers TA0REG and TA1REG as follows:

If ϕ T16 (= (256/fc)s at f_C = 40MHz) is used as the input clock for counting, set the following value in the registers:

0.4 s ÷ (256/fc)s = 62500 = F424H;

e.g., set TA1REG to F4H and TA0REG to 24H.

The comparator match signal is output from TMRA0 each time the up counter UC0 matches TA0REG, though the up-counter UC0 is not cleared.

In the case of the TMRA1 comparator, the match detect signal is output on each comparator pulse on which the values in the up counter UC1 and TA1REG match. When the match detect signal is output simultaneously from both the comparator TMRA0 and TMRA1, the up counters UC0 and UC1 are cleared to 0 and the interrupt INTTA1 is generated. Also, if inversion is enabled, the value of the timer flip-flop TA1FF is inverted.



Figure 3.7.13 8-Bit PPG Output Waveforms

In this mode, a programmable square wave is generated by inverting the timer output each time the 8-bit up counter (UC0) matches the value in one of the timer registers TA0REG or TA1REG.

The value set in TA0REG must be smaller than the value set in TA1REG.

Although the up counter for TMRA1 (UC1) is not used in this mode, TA01RUN<TA1RUN> should be set to "1", so that UC1 is set for counting.

Figure 3.7.14 shows a block diagram representing this mode.



Figure 3.7.14 Block Diagram of 8-Bit PPG Output Mode

If the TAOREG double buffer is enabled in this mode, the value of the register buffer will be shifted into TAOREG each time TA1REG matches UC0.

Use of the double buffer facilitates the handling of low-duty waves (when duty is varied).



Figure 3.7.15 Operation of Register Buffer



(4) 8-bit PWM (Pulse width modulation) output mode

This mode is only valid for TMRA0. In this mode, a PWM pulse with the maximum resolution of 8 bits can be output.

When TMRA0 is used the PWM pulse is output on the TA1OUT pin (which is also used as PC1). TMRA1 can also be used as an 8-bit timer.

The timer output is inverted when the up counter (UC0) matches the value set in the timer register TA0REG or when 2^n counter overflow occurs (n = 6, 7, or 8 as specified by TA01MOD<PWM01:00>). The up counter UC0 is cleared when 2^n counter overflow occurs.

The following conditions must be satisfied before this PWM mode can be used.

Value set in TAOREG < Value of set for 2^n counter overflow





In this mode, the value of the register buffer will be shifted into TA0REG if 2^n overflow is detected when the TA0REG double buffer is enabled.

Use of the double buffer facilitates the handling of low duty ratio waves.



Clock gear	System clock			PWM cycle TAxxMOD <pwmx1:0></pwmx1:0>							
SYSCR1	SYSCR0	-	2 ⁶ (x64)			2 ⁷ (x128)			2 ⁸ (x256)		
<gear2:0></gear2:0>	<sysck></sysck>		TAxx	MOD <taxc< td=""><td>LK1:0></td><td>TAxxN</td><td>/IOD<taxcl< td=""><td>K1:0></td><td colspan="3">TAxxMOD<taxclk1:0></taxclk1:0></td></taxcl<></td></taxc<>	LK1:0>	TAxxN	/IOD <taxcl< td=""><td>K1:0></td><td colspan="3">TAxxMOD<taxclk1:0></taxclk1:0></td></taxcl<>	K1:0>	TAxxMOD <taxclk1:0></taxclk1:0>		
			φT1(x2)	φT4(x8)	φT16(x32)	φT1(x2)	φT4(x8)	φT16(x32)	φT1(x2)	φT4(x8)	φT16(x32)
000(x1)			1024/fc	4096/fc	16384/fc	2048/fc	8192/fc	32768/fc	4096/fc	16384/fc	65536/fc
001(x2)			2048/fc	8192/fc	32768/fc	4096/fc	16384/fc	65536/fc	8192/fc	32768/fc	131072/fc
010(x4)	0(fc)	×8	4096/fc	16384/fc	65536/fc	8192/fc	32768/fc	131072/fc	16384/fc	65536/fc	262144/fc
011(x8)			8192/fc	32768/fc	131072/fc	16384/fc	65536/fc	262144/fc	32768/fc	131072/fc	524288/fc
100(x16)			16384/fc	65536/fc	262144/fc	32768/fc	131072/fc	524288/fc	65536/fc	262144/fc	1048576/fc

Table 3.7.4	Relationship of PWM Cycle and 2 ⁿ Counter

(5) Mode settings

Table 3.7.5 shows the SFR settings for each mode.

				$- \alpha (\Theta)$	
Register Name		TA0	1MOD		TA1FFCR
<bit symbol=""></bit>	<ta01m1:0></ta01m1:0>	<pwm01:00></pwm01:00>	<ta1clk1:0></ta1clk1:0>	<ta0clk1:0></ta0clk1:0>	<ta1ffis></ta1ffis>
Function	Timer mode	PWM cycle	Upper timer input clock	Lower timer input clock	Timer F/F inversion select
8-bit timer \times 2 channels	00	-	Lower timer match, \$T1, \$T16, \$T256 (00, 01, 10, 11)	External	0: Lower timer output 1: Upper timer output
16-bit timer mode	01		-	External φT1, φT4, φT16 (00, 01, 10, 11)	_
8-bit PPG \times 1 channel	10	\bigcirc		External φT1, φT4, φT16 (00, 01, 10, 11)	-
8-bit PWM \times 1 channel	11	2 ⁶ , 2 ⁷ , 2 ⁸ (01, 10, 11)		External φT1, φT4, φT16 (00, 01, 10, 11)	-
8-bit timer × 1 channel	11		φT1, φT16, φT256 (01, 10, 11)	_	Output disable

Table 3.7.5 Timer Mode Setting Registers

- : Don't care

3.8 16-Bit Timer/Event Counters (TMRB)

The TMP92CM22 contains 2 channels 16-bit timer/event counter (TMRB) which have the following operation modes:

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable square wave pulse generation output mode (PPG: Variable duty cycle with variable period)

Can be used following operation modes by capture function:

- Frequency measurement mode
- Pulse width measurement mode
- Time differential measurement mode

Figure 3.8.1 to Figure 3.8.2 show block diagram of TMRB0 and TMRB1. Each timer/event counter consists of a 16-bit up counter, two 16-bit timer registers (One of them with a double-buffer structure), two 16-bit capture registers, two comparators, a capture input controller, a timer flip-flop and a control circuit.

Each timer/event counter is controlled by 11-byte control register (SFR). This chapter consists of the following items:

- 3.8.1 Block diagram
- 3.8.2 Operation
- 3.8.3 SFRs
- 3.8.4 Operation in Each Mode
 - (1) 16-bit interval timer mode
 - (2) 16-bit event/counter mode
 - (3) 16-bit programmable pulse generation (PPG) output mode
 - (4) Capture function examples

Table 3.8.1 Pins and SFR of TMRB

S	Spec	Channel	TMRB0	TMRB1
		External clock/	None	TB1IN0 (Share with PD0)
	External pin	Caputre triggr input pin	None	TB1IN1 (Share with PD1)
	Extended pin		TB0OUT0	TB1OUT0 (Share with PD2)
		Timer flip-flop output pin	(Share with PC6)	TB1OUT1 (Share with PD3)
(Timre run register	TB0RUN (1180H)	TB1RUN (1190H)
$\langle \langle \rangle$		Timrer mode register	TB0MOD (1182H)	TB1MOD (1192H)
		Timre flip-flop control register	TB0FFCR (1183H)	TB1FFCR (1193H)
			TB0RG0L (1188H)	TB1RG0L (1198H)
	055	Timer register	TB0RG0H (1189H)	TB1RG0H (1199H)
	SFR (Address)	Timer register	TB0RG1L (118AH)	TB1RG1L (119AH)
*	(/ (001000)		TB0RG1H (118BH)	TB1RG1H (119BH)
	Ī		TB0CP0L (118CH)	TB1CP0L (119CH)
			TB0CP0H (118DH)	TB1CP0H (119DH)
		Capture register	TB0CP1L (118EH)	TB1CP1L (119EH)
			TB0CP1H (118FH)	TB1CP1H (119FH)



Figure 3.8.1 Block Diagram of TMRB0



Figure 3.8.2 Block Diagram of TMRB1

3.8.2 Operation

(1) Prescaler

The 5-bit prescaler generates the source clock for TMRB0. The prescaler clock (ϕ T0) is a divided clock (Divided by 8) from selected clock by the register SYSCR1<GEAR1:0> of clock gear.

This prescaler can be started or stopped using TB0RUN<TB0PRUN>. Counting starts when <TB0PRUN> is set to 1; the prescaler is cleared to zero and stops operation when <TB0PRUN> is cleared to 0.

Table 3.8.2 show prescaler output clock resolution.

Clock gear selection SYSCR1	_	т	counter inpu MRB prescal /OD <tb0cli< th=""><th>er</th><th></th></tb0cli<>	er	
<gear2:0></gear2:0>		φT1(1/2)	¢T4 (1/8)	φT16 (1/32)	
000 (1/1)		fc/16	fc/64	fc/256	
001 (1/2)		fc/32	fc/128	fc/512	C
010 (1/4)	1/8	fc/64	fc/256	fc/1024	
011 (1/8)		fc/128	fc/512	fc/2048	
100 (1/16)		fc/256	fc/1024	fc/4096	

Table 3.8.2 Prescaler Output Clock Resolution

(2) Up counter (UC10)

UC10 is a 16-bit binary counter that counts up according to input from the clock specified by TB0MOD<TB0CLK1:0> register.

As the input clock, one of the prescaler internal clocks ϕ T1, ϕ T4, and ϕ T16 can be selected. Counting or stopping and clearing of the counter is controlled by timer operation control register TB0RUN<TB0RUN>. And an external clock from TB1IN0 pin can be selected in TB1MOD.

When clearing is enabled, the up counter UC10 will be cleared to zero each time its value matches the value in the timer register TB0RG1H/L. Clearing can be enabled or disabled using TB0MOD<TB0CLE>.

If clearing is disabled, the counter operates as a free-running counter.

A timer overflow interrupt (INTTBOF0) is generated when UC10 overflow occurs.

(3) Timer registers (TB0RG0H/L and TB0RG1H/L)

These two 16-bit registers are used to set the interval time. When the value in the up counter UC10 matches the value set in this timer register, the comparator match detect signal will go active.

Setting data for both upper and lower timer registers TB0RG0H/L and TB0RG1H/L is always needed. For example, either using 2-byte data transfer instruction or using 1-byte data transfer instruction twice for lower 8 bits and upper 8 bits in order.

The TB0RG0H/L timer register has a double-buffer structure, which is paired with register buffer 10. The value set in TB0RUN<TB0RDE> determines whether the double-buffer structure is enabled or disabled: It is disabled when <TB0RDE> = 0, and enabled when <TB0RDE> = 1.

When the double buffer is enabled, data is transferred from the register buffer to the timer register when the values in the up counter (UC10) and the timer register TB0RG1H/L match.

After a reset, TB0RG0H/L and TB0RG1H/L are undefined. If the 16-bit timer is to be used after a reset, data should be written to it beforehand.

On a reset <TB0RDE> is initialized to 0, disabling the double buffer. To use the double buffer, write data to the timer register, set <TB0RDE> to 1, then write data to the register buffer as shown below.

TB0RG0H/L and the register buffer both have the same memory addresses (001188H and 001189H) allocated to them. If $\langle TB0RDE \rangle = 0$, the value is written to both the timer register and the register buffer. If $\langle TB0RDE \rangle = 1$, the value is written to the register buffer only.



The addresses of the timer registers are as follows:



(4) Capture registers (TB0CP0H/L, TB0CP1H/L, TB1CP0H/L and TB1CP1H/L)

These 16-bit registers are used to latch the values in the up counters UC10.

Data in the capture registers should be read both upper and lower all 16 bits. For example, using 2-byte data transfer instruction or using 1-byte data transfer instruction twice for lower 8 bits and upper 8 bits in order.

The addresses of the capture registers are as follows:



The capture registers are read-only registers and thus cannot be written.

(5) Capture and external interrupt control

This circuit controls the timing to latch the value of up counter UC10 into TB0CP0H/L, TB0CP1H/L and generating for external interrupt.

Interrupt timing of capture register and selection edge of external interrupt are set by TB0MOD<TB0CPM1:0>. (TMRB0 does not include the selection edge of external interrupt.) External interrupt INT5 is fixed to rising edge.

The value in the up counter (UC10) can be loaded into a capture register by software. Whenever 0 is programmed to TB0MOD<TB0CP0I>, the current value in the up counter is loaded into capture register TB0CP0. It is necessary to keep the prescaler in Run mode (e.g., TB0RUN<TB0PRUN> must be held at a value of 1). (6) Comparators (CP10 and CP11)

CP10 and CP11 are 16-bit comparators which compare the value in the up counter UC10 with the value set in TB0RG0H/L or TB0RG1H/L respectively, in order to detect a match. If a match is detected, the comparator generates an interrupt (INTTB00 or INTTB01 respectively).

(7) Timer flip-flop (TB0FF0 and TB0FF1)

These flip-flops (TB0FF0 and TB0FF1) are inverted by the match detect signals from the comparators and the latch signals to the capture registers. Inversion can be enabled and disabled for each element using TB0FFCR<TB0C0T1, TB0E1T1, TB0E0T1>.

After a reset the values of TB0FF0 and TB0FF1 are undefined. If "00" is programmed to TB0FFCR<TB0FF0C1:0> or <TB0FF1C1:0>, TB0FF0 will be inverted. If "01" is programmed to the capture registers, the value of TB0FF0 will be set to "1". If "10" is programmed to the capture registers, the value of TB0FF0 will be cleared to "0".

The values of TB0FF0 can be output via the timer output pins TB0OUT0 (which is shared with PC6). Timer output should be specified using the port C function register.

3.8.3 SFRs

TBORUN
(1180H)

				TMRB0 Rເ	un Register	•							
		7	6	5	4	3	2	1	0				
TBORUN	Bit symbol	TB0RDE	-			I2TB0	TB0PRUN		TBORUN				
(1180H)	Read/Write	R/	W	/	/	R	w <	/	R/W				
	After reset	0	0	/	/	0	Q	/	0				
	Function	Double	Always			IDLE2	TMRB0	/	Up counter				
		buffer	write "0".			0: Stop	Prescaler	7	UC10				
		0: Disable				1: Operate	0: Stop and						
		1: Enable					1: Run (Cou	nt)					
	→ Count operation												
						C							
)7		p and clear				
								1 Cou	Int				
						$\langle \rangle$	2		>				
	Note: The	values of bits	1, 4, and 5 of	TB0RUN are	undefined wh	nen read.	(~				
					(0	77~	Ć	5					
						$\bigcirc)$	\diamond	20					
		-	1	TMRB1 Ru	ın Register			401					
		7	6	5	4	3	2	≥ 1	0				
TB1RUN	Bit symbol	TB1RDE	-			I2TB1	TB1PRUN		TB1RUN				
(1190H)	Read/Write	R	/W		\sim	R	AW		R/W				
	After reset	0	0			0 \\) 0		0				
	Function	Double	Always	$\langle \langle \rangle$	\mathbf{b}	IDLE2	TMRB1		Up counter				
			write "0".		· <	0: Stop	Prescaler		UC12				
		0: Disable		\bigcirc		1: Operate	0: Stop and						
		1: Enable					1: Run (Cou	nt)					
			(P)	\sim	\land	~							
))				→Count ope					
						\sim			and clear				
					$\leq > > >$			1 Cou	nt				
				(77~~~								
	Note: The	values of bits	1, 4, and 5 of	TB1RUN are	undefined wh	nen read.							
					\bigcirc								
			5		\geq								
		~	Figur	e 3.8.3 Re	gister for T	MRB							
		7											
	$\langle \wedge \rangle$	\bigtriangledown	\wedge	~									
			21										
\sim	(())												
	$\langle \langle \cup \rangle$			\checkmark									
			$\sim (\bigcirc)$										
	$\langle \rangle$												
	\sim		\sim										



TMRB0 Mode Register





92CM22-130



TMRB1 Flip-flop Control Register

Figure 3.8.7 Register for TMRB

				TMF	RB0 registe	r			
		7	6	5	4	3	2	1	0
TB0RG0L	bit Symbol		•		-				
(1188H)	Read/Write	W							
	After reset				Undef	ined			
TB0RG0H	bit Symbol	ol –							
(1189H)	Read/Write								
	After reset				Undef	ined		\sum	
TB0RG1L	bit Symbol	-			>				
(118AH)	Read/Write				W			\bigcirc	/
	After reset				Undef	ined	6	2	
TB0RG1H	bit Symbol	- W							
(118BH)	Read/Write								
	After reset	Undefined							
TB0CP0L	bit Symbol				-	\frown			
(118CH)	Read/Write				W			($\langle \rangle$
	After reset				Undef	ined		2	
TB0CP0H	bit Symbol				-		\geq	4	$\langle \rangle$
(118DH)	Read/Write				W	$(\sqrt{3})$	\diamond	(O)	
	After reset				Undef	ined	~	27	())
TB0CP1L	bit Symbol				($\langle \rangle$	(\sim	
(118EH)	Read/Write				W		((
	After reset				Undef	ined		\sim	
TB0CP1H bit Symbol (118FH) Read/Write W		(Ω)							
			$(\vee w (\vee))$						
	After reset Undefined								
				TMT	RB1 registe	ŕ			
		7	6	((5))	4	3	//2	1	0
TB1RG0L	bit Symbol				-		V		
(1198H)	Read/Write		((Ŵ				
	After reset		()	\bigcirc	Undef	ined			
TB1RG0H	bit Symbol		(α)	^	\sim	$\langle \cdot \rangle$			
(1199H)	Read/Write	\frown))	W	\sim			
	After reset			~	Undef	ined			
TB1RG1L	bit Symbol	$\langle \langle \rangle$			(\bigcirc)				
(119AH)	Read/Write	W							
	After reset		\diamond	$\langle -$	Undef	ined			
TB1RG1H	bit Symbol	>							
(119BH)	Read/Write	2		~	V w				
	After reset	\sim			Undef	ined			
TB1CP0L	bit Symbol				_				
(119CH)	Read/Write	W							
	After reset	(())	Undef	ined			
TB1CP0H	bit Symbol		$\sim \sim$	9	-				
(119DH)	Read/Write		\sim		W				
	After reset		\sim		Undef	ined			
TB1CP1L									
(119EH)	Read/Write				W				
	After reset				Undef	ined			
TB1CP1H	bit Symbol				-				
(119FH)	Read/Write	W							
	After reset				Undef	ined			

Note: All registers are prohibited to execute read-modify-write instruction.

Figure 3.8.8 Register for TMRB

3.8.4 Operation in Each Mode

(1) 16-bit interval timer mode

Generating interrupts at fixed intervals in this example, the interval time is set the timer register TB0RG1H/L to generate the interrupt INTTB01.

7 6 5 4 3 2 1 0 **TBORUN** 0 0 X X - 0 X 0 INTETB0 X 1 0 0 X 0 0 0 **TB0FFCR** 1 0 0 0 0 1 1 **TB0MOD** * Ω 1 Ω Ω 1 * 01, 10, 11) TB0RG1 **TBORUN** 1 X 1 0 ХХ X : Don't care, -: No change

Stop TMRB0. Enable INTTB01 and set interrupt level 4. Disable INTTB00. Disable the trigger. Set input clock to prescaler clock, and set capture function to disable. Set the interval time. (16 bits) Start TMRB0.

(2) 16-bit event counter mode

In 16-bit timer mode as described in above, the timer can be used as an event counter by selecting the external clock (TB1IN0 pin input) as the input clock.

Up counter counting up by rising edge of TB1IN0 pin input. And execution software capture and reading capture value enable reading count value.

		7 6 5 4 3 2 1 0	(\bigcirc)
I	TB1RUN	← 0 0 X X - 0 X 0 Stop TMRB	
	PDCR	$\leftarrow X X X X 0 \qquad \text{Set PD0 to T}$	B1IN0 input mode.
	PDFC	\leftarrow X X X $+$ $ -$ 1))
	INTETB1	← X 1 0 0 X 0 0 0 Set INTTB1	to enable (Interrupt level4).
		Set INTTBO) to disable.
	TB1FFCR	← 1 1 0 0 0 0 1 1 Set trigger to	o disable.
	TB1MOD	← 0 0 1 0 0 1 0 0 Set input clc	ck to TB1IN0 pin input.
	TB1RG1	← * * * * * * * * * Set number	of count.
	(* * * * * * * * (16 bits)	
	TB1RUN	$\leftarrow 0 0 X X - 1 X 1$ Start TMRB	Ι.
	- <<		
	X: Don't ca	re, –: No change	

Note: When used as an event counter, set the prescaler to "RUN" (TB1RUN<TB1PRUN> = "1").

(3) 16-bit programmable pulse generation (PPG) output mode

Square wave pulses can be generated at any frequency and duty ratio. The output pulse may be either low active or high active.

The PPG mode is obtained by inversion of the timer flip-flop TB0FF0 that is to be enabled by the match of the up counter UC10 with timer register TB0RG0H/L or TB0RG1H/L and to be output to TB0OUT0. In this mode, the following conditions must be satisfied.

(Set value of TB0RG0H/L) < (Set value of TB0RG1H/L) Match with TB0RG0H/L (INTTB00 interrupt) Match with TB0RG1H/L (INTTB01 interrupt) TB0OUT0 pin Figure 3.8.9 Programmable Pulse Generation (PPG) Output Waveforms When the TB0RG0H/L double buffer is enabled in this mode, the value of register buffer 10 will be shifted into TB0RG0H/L at match with TB0RG1H/L. This feature makes easy the handling of low-duty waves. Match with TB0RG0H/L Up counter = Q1 Up counter = Q₂ Match with TB0RG1H/L Shift in to TB0RG1H/L TB0RG0H/L Q₁ Q2 (Compare value) 17 Q_2 Register buffer 10 Q₃ Write TB0RG0H/L Figure 3.8.10 Operation of Register Buffer

	TB0RUN <tb0run></tb0run>
Selector	
TBOINO ↓T1 16-bit up coun	
¢T4→ ↓T16→ UC10	Clear (TB0FF0)
16-bit comparator	16-bit comparator
Selector TB0RG0H/L	(())
TBORGO-WR -	
Register buffer 10	TBOREG1H/L
TBORUN <tborde></tborde>	
	(())
Internal data b	us ()
Figure 3.8.11 Block Diagram of	16-Bit PPG Mode
	(7/5)
The following example shows how to see	et 16-bit PPG output mode:
7 6 5 4 3 2 1 0	
TBORUN $\leftarrow 0 \ 0 \ X \ X + 0 \ X \ 0$	Disable the TB0RG0H/L double buffer and stop TMRB0.
TB0RG0H/L ← * * * * * * * *	Set the duty ratio.
* * * * * * * *	(16 bits)
TB0RG1H/L ← * * * * * * * *	Set the frequency.
	(16 bits)
TBORUN $\leftarrow 1 (0 \times 1) = 0 \times 0$	Enable the TB0RG0 double buffer. (The duty and frequency are changed on an INTTB01
(7/4)	interrupt.)
TB0FFCR ← X X 0 0 1 1 1 0	Set the mode to invert TB0FF0 at the match with
	TB0RG0H/L/TB0RG1H?L. Clear TB0FF0 to 0.
$TB0MOD \leftarrow 0 0 1 0 0 1 * *$	Set input clock to prescaler output clock and disable the
(** 04 40 44)	capture function.
(**=01,10,11) PCCR ← X 1 − X − X − −	
PCFC $\leftarrow X 1 - X$	Set PC6 to function as TB0OUT0.
$(TBORUN \leftarrow 1 \ 0 \ X \ -1 \ X \ 1)$	Start TMRB0.
X : Don't care, -: No change	
\checkmark \lor	

The following block diagram illustrates this mode.

(4) Capture function examples

Used capture function, they can be applicable in many ways, for example:

- 1. One-shot pulse output from external trigger pulse
- 2. Frequency measurement
- 3. Pulse width measurement
- 4. Measurement of difference time
 - 1. One-shot pulse output from external trigger pulse____

Set the up counter UC12 in free-running mode with the internal input clock, input the external trigger pulse from TB1IN0 pin, and load the value of up counter into capture register TB1CP0H/L at the rise edge of external trigger pulse.

When the interrupt INT4 is generated at the rise edge of external trigger pulse, set the TB1CP0H/L value (c) plus a delay time (d) to TB1RG0H/L (= c + d), and set the above set value (c + d) plus a one-shot width (p) to TB1RG1H/L (= c + d + p). And, set "11" to timer flip-flop control register TB1FFCR<TB1E1T1, TB1E0T1>. Set to trigger enable for be inverted timer flip-flop TB1FF0 by UC12 matching with TB1RG0H/L and with TB1RG1H/L. When interrupt INTTB11 occurs, this inversion will be disabled after one-shot pulse is output.

The (c), (d), and (p) correspond to c, d, and p in Figure 3.8.12.



Example: To output a 2 [ms] one-shot pulse with a 3 [ms] delay to the external trigger pulse via the TB1IN0 pin.

Setting in Ma	* Clock state :	Clock gear 1/1 (fc)
	← X X 1 0 1 0 0 1	Set free running. Count using ¢T1.
TB1FFCR	← X X 0 0 0 0 1 0	Load into TB1CP0H/L by rising edge of TB1IN0 pin input. Clear TB1FF0 to 0. Disable inversion of TB1FF0.
PDCR PDFC	$\left. \begin{array}{c} \leftarrow X X X X - 1 \\ \leftarrow X X X X - 1 X X \end{array} \right\}$	Set PD2 to function as the TB1OUT0 pin.
-	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Enable INT4. Disable INTTB10 and INTTB11. Start TMRB0.
TB1RG1H/L		
	← X 1 0 0 X	Enable inversion of TB1FF0 when match with TB1RG0G/L or TB1RG1G/L. Set INTTB11 to enable.
<u>Setting in IN</u> TB1FFCR	$\xrightarrow{\text{ITB11}} \leftarrow X X 0 0$	Disable inversion of TB1FF0 when match with
_	← X 0 0 0 X e, -:No change	TB1RG0H/L or TB1RG1H/L. Disable INTTB11.

When delay time is unnecessary, invert timer flip-flop TB1FF0 when up counter value is loaded into capture register (TB1CP0H/L), and set the TB1CP0H/L value (c) plus the one-shot pulse width (p) to TB0RG1H/L when the interrupt INT4 occurs. The TB1FF0 inversion should be enable when the up counter (UC12) value matches TB1RG1H/L, and disabled when generating the interrupt INTTB11.



Count clock (Prescaler output clock) —		ا د + ۵	MM
TB1IN0 input (External trigger pulse)	Load into capture r generate INT4.	•	Load into capture register 1 TB1CP1H/L.
Match with TB1RG1H/L		Л	\sim
— Timer output TB1OUT0 pin 	Inversion enable Pulse width	→!	
/ Set it to enable that inver caused by loading into TB1CP0H/L.	rsion		ble that inversion caused by TB1CP1H/L



2. Frequency measurement

The frequency of the external clock can be measured in this mode. Frequency is measured by the 8-bit timers TMRA23 and the 16-bit timer/event counter.

TMRA23 is used to setting of measurement time by inversion TA3FF.

Counter clock in TMRB0 select TB1IN0 pin input, and count by external clock input. Set to TB1MOD < TB1CPM1:0 > = "11". The value of the up counter (UC12) is loaded into the capture register TB0CP0H/L at the rise edge of the timer flip-flop TA1FF of 8-bit timers (TMRA1), and into TB0CP1H/L at its fall edge.

The frequency is calculated by difference between the loaded values in TB1CP0H/L and TB1CP1H/L when the interrupt (INTTA2 or INTTA3) is generates by either 8-bit timer.



Figure 3.8.14 Frequency Measurement

For example, if the value for the level 1 width of TA3FF of the 8-bit timer is set to 0.5 s and the difference between the values in TB1CP0H/L and TB1CP1H/L is 100, the frequency is $100 \div 0.5 \text{ s} = 200 \text{ Hz}.$

3. Pulse width measurement

This mode allows measuring the high level width of an external pulse. While keeping the 16-bit timer/event counter counting (Free running) with the prescaler output clock input, external pulse is input through the TB1IN0 pin. Then the capture function is used to load the UC12 values into TB1CP0H/L and TB1CP1H/L at the rising edge and falling edge of the external trigger pulse respectively. The interrupt INT4 occurs at the falling edge of TB1IN0.

The pulse width is obtained from the difference between the values of TB1CP0H/L and TB1CP1H/L and the internal clock cycle.

For example, if the prescaler output clock is 0.8 μ s and the difference between TB1CP0H/L and TB1CP1H/L is 100, the pulse width will be $100 \times 0.8 \ \mu$ s = 80 μ s.

Additionally, the pulse width that is over the UC12 maximum count time specified by the clock source can be measured by changing software.



Figure 3.8.15 Pulse Width Measurement

Note: Pulse Width measure by setting "10" to TB1MOD<TB1CPM1:0>. The external interrupt INT4 is generated in timing of falling edge of TB1IN0 input. In other modes, it is generated in timing of rising edge of TB1IN0 input.

The width of low level can be measured from the difference between the first C2 and the second C1 at the second INT4 interrupt.

4. Measurement of difference time

This mode is used to measure the difference in time between the rising edges of external pulses input through TB1IN0 and TB1IN1.

Keep the 16-bit timer/event counter (TMRB1) counting (Free running) with the prescaler output clock, and load the UC12 value into TB1CP0H/L at the rising edge of the input pulse to TB1IN0. Then the interrupt INT4 is generated.

Similarly, the UC012 value is loaded into TB1CP1H/L at the rising edge of the input pulse to TB1IN1, generating the interrupt INT5.

The time difference between these pulses can be obtained by multiplying the value subtracted TB1CP0H/L from TB1CP1H/L and the internal clock cycle together at which loading the UC12 value into TB1CP0H/L and TB1CP1H/L has been done.



3.9 Serial Channels (SIO)

The TMP92CM22 includes 2 serial I/O channels. Each channel is called SIO0 and SIO1. For both channels either UART Mode (Asynchronous transmission) or I/O interface mode (Synchronous transmission) can be selected.



In mode 1 and mode 2 a parity bit can be added. Mode 3 has a wakeup function for making the master controller start slave controllers via a serial link (Multi-controller system).

Figure 3.9.2 and Figure 3.9.3 are block diagrams for each channel. Each channel is structured in prescaler, serial clock generation circuit, receiving buffer and control circuit, and transfer buffer and control circuit.

Serial channels 0 and 1 can be used independently.

Both channels operate in the same function except for the following points; hence only the operation of channel 0 is explained below.

	Channel 0	Channel 1
Pin name	TXD0 (PF0)	TXD1 (PF3)
\square	RXD0 (PF1)	RXD1 (PF4)
((CTS0 /SCLK0 (PF2)	CTS1 /SCLK1 (PF5)
IrDA mode	Yes	No
$(\bigcirc \downarrow)$	\sim	

Table 3.9.1 Differences between Channels 0 to 1

This chapter contains the following sections

- 3.9.1 Block Diagram
- 3.9.2 Operation of Each Circuit
- 3.9.3 SFRs
- 3.9.4 Operation in Each Mode
- 3.9.5 Support for IrDA Mode

TOSHIBA

• Mode 0 (I/O interface mode)



• Mode 1 (7-bit UART mode)



• Mode 2 (8-bit UART mode)

No parity
$$\frac{1}{2 \times 3} \times 4 \times 5 \times 6 \times 7 \times 10^{-1} \times 10^{$$


3.9.1 Block Diagram



Figure 3.9.2 Block Diagram of SIO0



3.9.2 Operation of Each Circuit

(1) Prescaler

There is a 6-bit prescaler for generating a clock to SIO0. The clock selected using SYSCR1<GEAR2:0> is divided by 8 and input to the prescaler as ϕ TO. The prescaler can be run only case of selecting the baud rate generator as the serial transfer clock.

Table 3.9.2 shows prescaler clock resolution into the baud rate generator.

_	Clock Gear SYSCR1	_	Clock Resolution BR0CR <br0ck1:0></br0ck1:0>						
	<gear2:0></gear2:0>		φTO	φ T 2	φ T 8	φT32			
fc	000(1/1)	1/8	fc/8	fc/32	fc/128	fc/512			
	001(1/2)		fc/16	fc/64	fc/256	fc/1024			
	010(1/4)		fc/32	fc/128	fc/512	fc/2048			
	011(1/8)		fc/64	fc/256	fc/1024	fc/4096			
	100(1/16)		fc/128	fc/512) fc/2048 🛇	fc/8192			

Table 3.9.2 Prescaler Clock Resolution to Baud Rate Generator

The serial interface baud rate generator selects between 4 clock inputs: ϕ T0, ϕ T2, ϕ T8, and ϕ T32 among the prescaler outputs.

(2) Baud rate generator

The baud rate generator is a circuit that generates transmission and receiving clocks that determine the transfer rate of the serial channels.

The input clock to the baud rate generator, ϕ T0, ϕ T2, ϕ T8, or ϕ T32, is generated by the 6-bit prescaler which is shared by the timers. One of these input clocks is selected using the BR0CR<BR0CK1:0> field in the baud rate generator control register.

The baud rate generator includes a frequency divider, which divides the frequency by 1 or N + (16 - K)/16 to 16 values, determining the transfer rate.

The transfer rate is determined by the settings of BROCR<BROADDE, BROS3:0> and BROADD<BROK3:0>.

- In UART mode
- (1) When BROCR < BROADDE > = 0

The settings BR0ADD<BR0K3:0> are ignored. The baud rate generator divides the selected prescaler clock by N (N = 1, 2, 3 ... 16), which is set in BR0CR<BR0S3:0>.

(2) When BROCR < BROADDE > = 1

The N + (16 - K)/16 division function is enabled. The baud rate generator divides the selected prescaler clock by N + (16 - K)/16 using the value of N (N = 2, 3 ... 15) set in BR0CR<BR0S3:0> and the value of K (K = 1, 2, 3 ... 15) set in BR0ADD<BR0K3:0>.

Note: If N = 1 and N = 16, the N + (16 - K)/16 division function is disabled. Clear BR0CR<BR0ADDE> register to "0".

• In I/O interface mode

The N + (16 - K)/16 division function is not available in I/O interface mode. Clear BR0CR<BR0ADDE> to 0 before dividing by N.

The method for calculating the transfer rate when the baud rate generator is used is explained below.

UART mode

Baud rate = Input clock of baud rate generator ÷ 16

Frequency divider for baud rate generator

• I/O interface mode

Baud rate = $\frac{1}{2}$ Input clock of baud rate generator $\div 2$

Frequency divider for baud rate generator

• Integer divider (N divider)

For example, when the fc = 39.3216 MHz, the input clock frequency = ϕ T2, the frequency divider N (BR0CR<BR0S3:0>) = 8, and BR0CR<BR0ADDE> = 0, the baud rate in UART mode is as follows:

```
* Clock state

[ Clock gear: 1/1 (f<sub>C</sub>)

Baud rate = \frac{f_C/32}{8} \div 16

= 39.3216 × 10<sup>6</sup> ÷ 16 ÷ 8 ÷ 16 = 9600 (bps)
```

- Note: The N + (16 K)/16 division function is disabled and setting BR0ADD<BR0K3:0> is invalid.
- N + (16 K)/16 divider (UART mode only)

Accordingly, when $f_C = 31.9488$ MHz, the input clock frequency = $\phi T2$, the frequency divider N (BR0CR<BR0S3:0>) = 6, K (BR0ADD<BR0K3:0>) = 8, and BR0CR<BR0ADDE> = 1, the baud rate is as follows:

* Clock state

Clock gear:

Baud rate =
$$\frac{f_C/32}{6 + \frac{(16 - 8)}{16}} \div 16$$
$$= 31.9488 \times 10^6 \div 32 \div (6 + \frac{8}{16}) \div 16 = 9600 \text{ (bps)}$$

1/1 (f_C)

Table 3.9.3 show examples of UART mode transfer rates.

Additionally, the external clock input is available in the serial clock (Serial channels 0 and 1). The method for calculating the baud rate is explained below:

In UART mode

Baud rate = External clock input frequency ÷ 16

It is necessary to satisfy (External clock input cycle) $\ge 4/f_{SYS}$

• In I/O interface mode

Baud rate = External clock input frequency

It is necessary to satisfy (External clock input cycle) \ge 16/f_{SYS}

					Unit (kbps
f _{SYS} [MHz]	Input Clock Frequency Divider	φΤ0 (f _{SYS} /4)	φT2 (f _{SYS} /16)	фТ8 (f _{SYS} /64)	φT32 (f _{SYS} /256)
9.8304	2	76.800	19.200	4.800	1.200
\uparrow	4	38.400	9.600	2.400	0.600
\uparrow	8	19.200	4.800	1.200	0.300
\uparrow	10	9.600	2.400	0.600	0.150
12.2880	5	38.400	9.600	2.400	0.600
\uparrow	А	19.200	4.800	1.200	0.300
14.7456	2	115.200	28.800	7.200	1.800
\uparrow	3	76.800	19.200	4.800	1.200
\uparrow	6	38.400 🗸	9.600	2.400	0.600
\uparrow	С	19.200	4.800	1.200	0.300
19.6608	1	307.200	76.800	19.200	4.800
\uparrow	2	153.600	38.400	9.600	2.400
\uparrow	4	76.800	19.200	4.800	1.200
\uparrow	8	38.400	9.600	2.400	0.600
\uparrow	10 <	19.200	4.800	1.200	0.300
22.1184	3	115.200	28.800	7.200	1.800
24.5760	1	384.000	96.000	24.000	6.000
\uparrow	2	192.000	48.000	12.000	3.000
\uparrow	4	96.000	24.000	6.000	1.500
\uparrow	5	76.800	19.200	4.800	1.200
\uparrow	8 (())	48.000	12.000	3.000	0.750
\uparrow	A	38.400	9.600	2.400	0.600
\uparrow	10	24.000	6.000	1.500	0.375

Table 3.9.3 UART Baud Rate Selection (when using baud rate generater and BR0CR<BR0ADDE> = 0)

Note 1: Transfer rates in I/O interface mode are eight times faster than the values given above.

In UART mode, TMRA match detect signal (TA0TRG) can be used for serial transfer clock.

Method for calculating the timer output frequency which is needed when outputting trigger of timer

TA0TRG frequency = Baud rate × 16

Note: The TMRA0 match detect signal cannot be used as the transfer clock in I/O Interface mode.

- (3) Serial clock generation circuit
 - This circuit generates the basic clock for transmitting and receiving data.
 - In I/O interface mode

In SCLK output mode with the setting SCOCR < IOC > = 0, the basic clock is generated by dividing the output of the baud rate generator by 2, as described previously.

In SCLK input mode with the setting SC0CR<IOC> = 1, the rising edge or falling edge will be detected according to the setting of the SC0CR<SCLKS> register to generate the basic clock.

• In UART mode

The SC0MOD0<SC1:0> setting determines whether the baud rate generator clocks, the internal system clock f_{IO}, the trigger output signal from TMRA0 or the external clock (SCLK0 pin) is used to generate the basic clock SIOCLK.

(4) Receiving counter

The receiving counter is a 4-bit binary counter used in UART mode that counts up the pulses of the SIOCLK clock. It takes 16 SIOCLK pulses to receive 1 bit of data; each data bit is sampled three times – on the 7th, 8th, and 9th clock cycles.

The value of the data bit is determined from these three samples using the majority rule.

For example, if the data bit is sampled respectively as 1, 0, and 1 on 7th, 8th, and 9th clock cycles, the received data bit is taken to be 1. A data bit sampled as 0, 0, and 1 are taken to be 0.

(5) Receiving control

• In I/O interface mode

In SCLK output mode with the setting SCOCR < IOC > = 0, the RXD0 pin is sampled on the rising or falling edge of the shift clock which is output on the SCLK0 pin according to the SCOCR < SCLKS > setting.

In SCLK input mode with the setting SC0CR<IOC> = 1, the RXD0 pin is sampled on the rising or falling edge of the SCLK input, according to the SC0CR<SCLKS> setting.

In UART mode

The receiving control block has a circuit that detects a start bit using the majority rule. Received bits are sampled three times; when two or more out of three samples are 0, the bit is recognized as the start bit and the receiving operation commences.

The values of the data bits that are received are also determined using the majority rule.

(6) The receiving buffers

To prevent overrun errors, the receiving buffers are arranged in a double-buffer structure.

Received data is stored one bit at a time in receiving buffer 1 (which is a shift register). When 7 or 8 bits of data have been stored in receiving buffer 1, the stored data is transferred to receiving buffer 2 (SC0BUF); this causes an INTRX0 interrupt to be generated.

The CPU only reads receiving buffer 2 (SC0BUF). Even before the CPU reads receiving buffer 2 (SC0BUF), the received data can be stored in receiving buffer 1.

However, unless receiving buffer 2 (SC0BUF) is read before all bits of the next data are received by receiving buffer 1, an overrun error occurs. If an overrun error occurs, the contents of receiving buffer 1 will be lost, although the contents of receiving buffer 2 and SC0CR<RB8> will be preserved.

SC0CR<RB8> is used to store either the parity bit – added in 8-bit UART mode – or the most significant bit (MSB) – in 9-bit UART mode.

In 9-bit UART mode the wake-up function for the slave controller is enabled by setting SC0MOD0<WU> to 1; in this mode INTRX0 interrupts occur only when the value of SC0CR<RB8> is 1.

(7) Transmission counter

The transmission counter is a 4-bit binary counter that is used in UART mode and which, like the receiving counter, counts the SIOCLK clock pulses; a TXDCLK pulse is generated every 16 SIOCLK clock pulses.

Figure 3.9.4 Generation of Transmission Clock

(8) Transmission controller

• In I/O interface mode

In SCLK output mode with the setting SCOCR < IOC > = 0, the data in the transmission buffer is output one bit at a time to the TXD0 pin on the rising or falling edge of the shift clock which is output on the SCLK0 pin, according to the SCOCR < SCLKS > setting.

In SCLK input mode with the setting SCOCR < IOC > = 1, the data in the transmission buffer is output one bit at a time on the TXD0 pin on the rising or falling edge of the SCLK0 input, according to the SCOCR <SCLKS > setting.

In UART mode

When transmission data sent from the CPU is written to the transmission buffer, transmission starts on the rising edge of the next TXDCLK, generating a transmission shift clock TXDSFT.

Handshake function

Use of $\overline{\text{CTS0}}$ pin allows data to be sent in units of one data format; thus, overrun errors can be avoided. The handshake function is enabled or disabled by the SC0MOD0<CTSE> setting.

When the $\overline{\text{CTS0}}$ pin condition is high level, after completed the current data transmission, data transmission is halted until the $\overline{\text{CTS0}}$ pin state is low again. However, the INTTX0 interrupt is generated, and it requests the next send from data to the CPU. The next data is written in the transmission buffer and data transmission is halted.

Though there is no $\overline{\text{RTS}}$ pin, a handshake function can be easily configured by setting any port assigned to be the $\overline{\text{RTS}}$ function. The $\overline{\text{RTS}}$ should be output "High" to request send data halt after data receive is completed by software in the receive interrupt routine.



Figure 3.9.6 CTS (Clear to send) Signal Timing

(9) Transmission buffer

The transmission buffer (SC0BUF) shifts out and sends the transmission data written from the CPU form the least significant bit in order. When all the bits are shifted out, the transmission buffer becomes empty and generates an INTTX0 interrupt.

(10) Parity control circuit

When SCOCR<PE> in the serial channel control register is set to 1, it is possible to transmit and receive data with parity. However, parity can be added only in 7-bit UART mode or 8-bit UART mode. The SCOCR<EVEN> field in the serial channel control register allows either even or odd parity to be selected.

In the case of transmission, parity is automatically generated when data is written to the transmission buffer SCOBUF. The data is transmitted after the parity bit has been stored in SCOBUF<TB7> in 7-bit UART mode or in SCOMOD0<TB8> in 8-bit UART mode. SCOCR<PE> and SCOCR<EVEN> must be set before the transmission data is written to the transmission buffer.

In the case of receiving, data is shifted into receiving buffer 1, and the parity is added after the data has been transferred to receiving buffer 2 (SCOBUF), and then compared with SCOBUF<RB7> in 7-bit UART mode or with SCOCR<RB8> in 8-bit UART mode. If they are not equal, a parity error is generated and the SCOCR<PERR> flag is set.

(11) Error flags

Three error flags are provided to increase the reliability of data reception.

1. Overrun error <OERR>

If all the bits of the next data item have been received in receiving buffer 1 while valid data still remains stored in receiving buffer 2 (SC0BUF), an overrun error is generated.

The below is a recommended flow when the overrun-error is generated.

- (INTRX interrupt routine)
- 1) Read receiving buffer
- 2) Read error flag
- 3) if <OERR> = "1" then
- 4) Set to disable receiving (Program "0" to SC0MOD0<RXE>)
- 5) Wait to terminate current frame
- 6) Read receiving buffer
- 7) Read error flag
- 8) Set to enable receiving (Program "1" to SCOMODO<RXE>)
- 9) Request to transmit again
- 10) Other

2. Parity error <PERR>

The parity generated for the data shifted into receiving buffer 2 (SC0BUF) is compared with the parity bit received via the RXD pin. If they are not equal, a parity error is generated.

3. Framing error <FERR>

The stop bit for the received data is sampled three times around the center. If the majority of the samples are 0, a framing error is generated.

(12) Timing generation

1. In UART mode

Receiving

Mode	9 Bits	8 Bits + Parity	8 Bits, 7 Bits + Parity, 7 Bits
Interrupt generation timing	Center of last bit (Bit8)	Center of last bit (Parity bit)	Center of stop bit
Framing error generation timing	Center of stop bit	Center of stop bit	Center of stop bit
Parity error generation timing	-	Center of last bit (Parity bit)	Center of stop bit
Overrun error generation timing	Center of last bit (Bit8)	Center of last bit (Parity bit)	Center of stop bit

- Note1: In 9 Bits mode and 8 Bits + Parity mode, interrupts coincide with the ninth-bit pulse. Thus, when servicing the interrupt, it is necessary to wait for a 1-bit period (to allow the stop bit to be transferred) to allow checking for a framing error.
- Note2: The higher the transfer rate, the later than the middle receive interrupts and errors occur.

	Transmission	(\land	
Interrupt generation Just before stop bit is	Mode	9 Bits	8 Bits + Parity	8 Bits, 7 Bits + Parity, 7 Bits
	Interrupt generation	Just before stop bit is		,
timing transmitted	timing	transmitted	L L	←

2. In I/O interface mode

	Transmission interrupt	SCLK output mode	Immediately after last bit data. (See Figure 3.9.19.)			
//	timing	SCLK input mode	Immediately after rise of last SCLK signal rising mode, or immediately after fall in falling mode. (See Figure 3.9.20.)			
	Receiving interrupt	SCLK output mode	Timing used to transfer received to data receive buffer 2 (SC0BUF) (e.g., immediately after last SCLK). (See Figure 3.9.21.)			
timing		SCLK input mode	Timing used to transfer received data to receive buffer 2 (SC0BUF (e.g., immediately after last SCLK). (See Figure 3.9.22.)			

3.9.3 SFRs

SC0 (120

		7	6	5	4	3	2	1	0	
0MOD0	Bit symbol	TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0	
02H)	Read/Write	d/Write			R	/W				
	After reset	0	0	0	0	0	0	0	0	
	Function	Transfer data bit8	Handshake function control 0: CTS	Receive control 0: Receive disable	Wakeup function 0: Disable 1: Enable	Serial transmode 00: I/O inter	face mode	(UART) 00: Timer	A0 trigger	
			disable 1: CTS enable	1: Receive enable		10: 8-bit UA	01: 7-bit UART mode 10: 8-bit UART mode 11: 9-bit UART mode		 01: Baud rate generator 10: Internal clock f_{IO} 11: External clcok (SCLK0 input) 	
							P		\searrow	
						\rightarrow Serial tr	ansmission clo	ock source	(UART)	
						Т 00	MRA0 trigger	output sigi	nal	
						01 E	Baud rate gene	arator)		
						10 l	nternal clock f	0		
						✓ 11 E	External clock	(SCLK0 inp	out)	
				C		ſĨ	he clock select node is control egister (SC0CI	led by the		
						→ Serial tr	ansmission m	ode		
					\sim $ $ $\langle \langle$		O interface m			
				\bigcirc		01			mode	
							JART mode		8-bit mode	
			2		\land	11/		9-bit	mode	
				()			function			
				2			-bit UART		Other modes	
				(0 1	nterrupt generativhen data is re			
							nterrupt genera vhen SC0CR<		Don't care	
			>			→ Receivi	ng function			
						0 F	Receive disable	ed		
		\searrow	\square	· · · · · ·		1 F	Receive enable	ed		
			d			\longrightarrow Handsh	ake function (CTS pin)		
	$\sim \sim$		()	\searrow		0 [Disabled (Alwa	ys transfer	able)	
\langle	\sim									
	\sum		(\bigcirc))			Enabled			

Figure 3.9.7 Serial Mode Control Register 0 (for SIO0 and SC0MOD0)



Figure 3.9.8 Serial Mode Control Register (for SIO1 and SC1MOD)



Note: As all error flags are cleared after reading, do not test only a single bit with a bit-testing instruction.

Figure 3.9.9 Serial Control Register (for SIO0 and SC0CR)



Note: As all error flags are cleared after reading, do not test only a single bit with a bit-testing instruction.

Figure 3.9.10 Serial Control Register (for SIO1 and SC1CR)



Note2:Set BR0CR <BR0ADDE> to 1 after setting K (K = 1 to 15) to BR0ADD<BR0K3:0> when + (16-K)/16 division function is used. Writes to unused bits in the BR0ADD register do not affect operation, and undefined data is read from these unused bits.

Figure 3.9.11 Baud Rate Generator Control (for SIO0, BR0CR, and BR0ADD)



use in I/O interface mode.

Note2:Set BR1CR <BR1ADDE> to 1 after setting K (K = 1 to 15) to BR1ADD<BR1K3:0> when +(16-K)/16 division function is used. Writes to unused bits in the BR1ADD register do not affect operation, and undefined data is read from these unused bits.

Figure 3.9.12 Baud Rate Generater Control (for SIO1, BR1CR, and BR1ADD)



3.9.4 Operation in Each Mode

(1) Mode 0 (I/O interface mode)

This mode allows an increase in the number of I/O pins available for transmitting data to or receiving data from an external shift register.

This mode includes the SCLK output mode to output synchronous clock SCLK and SCLK input mode to input external synchronous clock SCLK.



1. Transmission

In SCLK output mode 8-bit data and a synchronous clock are output on the TXD0 and SCLK0 pins respectively each time the CPU writes the data to the transmission buffer. When all data is outputted, INTESO<ITX0C> will be set to generate the INTTX0 interrupt.



Figure 3.9.19 Transmission Operation in I/O Interface Mode (SCLK0 output mode)

In SCLK input mode, 8-bit data is output from the TXD0 pin when the SCLK0 input becomes active after the data has been written to the transmission buffer by the CPU.

When all data is outputted, INTESO<ITX0C> will be set to generate INTTX0 interrupt.



Figure 3.9.20 Transmission Operation in I/O Interface Mode (SCLK0 input mode)

2. Receiving

In SCLK output mode, the synchronous clock is outputted from SCLK0 pin and the data is shifted to receiving buffer 1. This starts when the receive interrupt flag INTESO<IRX0C> is cleared by reading the received data. When 8-bit data are received, the data will be transferred to receiving buffer 2 (SC0BUF according to the timing shown below) and INTESO<IRX0C> will be set to generate INTRX0 interrupt.

The outputting for the first SCLK0 starts by setting SCOMOD0<RXE> to 1.





In SCLK input mode, the data is shifted to receiving buffer 1 when the SCLK input becomes active after the receive interrupt flag INTESO<IRX0C> is cleared by reading the received data. When 8-bit data is received, the data will be shifted to receiving buffer 2 (SC0BUF according to the timing shown below) and INTESO<IRX0C> will be set again to be generate INTRX0 interrupt.



Figure 3.9.22 Receiving Operation in I/O Interface Mode (SCLK0 input mode)

Note: If receiving, set to the receive enable state (SC0MOD0<RXE> = 1) in both SCLK input mode and output mode.

3. Transmission and receiving (Full duplex mode)

When the full duplex mode is used, set the level of receive interrupt to "0" and set enable the interrupt level (1 to 6) to the transfer interrupts. In the transfer interrupt program, the receiving operation should be done like the below example before setting the next transfer data.

 \land

	Example: (Cha	anr	ıel	0,	SC	LK	0	utpu	ut	
	Baud	rat	e =	= 90	600) bi	os				
	f _C = 4										
									* Cl	ock state:	Clock gear 1/1(fc)
	Main routine										
		7	6	5	4	3	2	1	0		
	INTES0	0	0	0	1	0	0	0	0		Set transmission interrupt level to 1, and disable receiving
											interrupt level to 0.
	PFCR	-	-	-	-	-	1	0	1		Set to PF0 (TXD0), PF1 (RXD0), and PF2 (SCLK0).
	PFFC	-	-	-	-	_	1	-	1		
	SCOMOD0	0	0	0	0	0	0	0	0		Set to I/O interface mode.
	SC0MOD1	1	1	0	0	0	0	0	0	((Set to full duplex mode.
	SCOCR	0	0	0	0	0	0	0	0	G	Output SCLK, select rising edge.
	BR0CR SC0MOD0	0 0	0 0	0	1 0	1 0	0 0	0 0	0 0	$\mathcal{A}($	Set to 9600 bps. Set receive to enable.
	SCOBUF	*	*	۱ *	*	*	*	•	v *		Set transmission data.
	300001	Ŧ	Ŧ	Ŧ	Ŧ	Ŧ	Ŧ	Ť](\nearrow	Set transmission data.
	Transmission int	erri	upt i	rout	ine			_(\frown	\sim	
	Acc SC0BUF						4	Q.		\searrow	Read receiving data.
	SCOBUF	*	*	*	*	*	*	*	*	\geq	Set transmission data.
	X: Don't care, -	: No	o ch	anc	ie	((
					_		\mathcal{C})		
				((~	$ \land $				\land
					ζ))			5	
			(-		_					
	\frown		((//	\leq)					
		\mathcal{A}	$\langle \cdot \rangle$	\leq	IJ	/				$(\overline{\Omega})$	~
							<	\bigcirc		(VZ)	
				_					$\langle \rangle$	\sim	
			<u>_</u>			\langle	~			\geq	
	~ ~		/								
									$\langle \rangle$	>	
						\frown					
	\bigcirc				~	(
$\langle ($	())			_	_	$\langle \rangle$					
//		\sim	((\mathcal{A}					
	. ((C ,	$^{\backslash}$	1))					
		\sum	<		_						
$\langle \rangle$		\sim	/	\geq	<u>,</u>						
\sim											

(2) Mode 1 (7-bit UART mode)

7-bit UART mode is selected by setting serial channel mode register SC0MOD0<SM1:0> to 01.

In this mode, a parity bit can be added. Use of a parity bit is enabled or disabled by the setting of the serial channel control register SCOCR<PE> bit; whether even parity or odd parity will be used is determined by the SCOCR<EVEN> setting when SCOCR<PE> is set to 1 (Enabled).

Example: When transmitting data of the following format, the control registers should be set as described below. This explanation applies to channel 0.



(3) Mode 2 (8-bit UART mode)

8-bit UART mode is selected by setting SC0MOD0<SM1:0> to 10. In this mode, a parity bit can be added (Use of a parity bit is enabled or disabled by the setting of SC0CR<PE>); whether even parity or odd parity will be used is determined by the SC0CR<EVEN> setting when SC0CR<PE> is set to 1 (Enabled).

Example: When receiving data of the following format, the control registers should be set as described below.



(4) Mode 3 (9-bit UART mode)

9-bit UART mode is selected by setting SC0MOD0<SM1:0> to 11. In this mode parity bit cannot be added.

In the case of transmission the MSB (9th bit) is programmed to SCOMODO<TB8>. In the case of receiving it is stored in SCOCR<RB8>. When the buffer is written and read, the MSB is read or written first, before the rest of the SCOBUF data.

Wakeup function

In 9-bit UART mode, the wakeup function for slave controllers is enabled by setting SCOMODO<WU> to 1. The interrupt INTRX0 occurs only when <RB8> = 1.



Protocol

- 1. Select 9-bit UART mode on the master and slave controllers.
- 2. Set the SC0MOD0<WU> bit on each slave controller to 1 to enable data receiving.
- 3. The master controller transmits one-frame data including the 8-bit select code for the slave controllers. The MSB (Bit8) <TB8> is set to "1".



- 4. Each slave controller receives the above frame. If it matches with own select code, clears <WU> bit to "0".
- 5. The master controller transmits data to the specified slave controller whose SC0MOD0<WU> bit is cleared to "0". The MSB (Bit8) <TB8> is cleared to "0".

6. The other slave controllers (whose <WU> bits remain at 1) ignore the received data because their MSB (Bit8 or <RB8>) are set to "0", disabling INTRX0 interrupts. The slave controller (<WU> bit = "0") can transmit data to the master controller, and it is possible to indicate the end of data receiving to the master controller by this transmission.





Example: To link two slave controllers serially with the master controller using the system clock f_{IO} as the transfer clock.

3.9.5 Support for IrDA Mode

SIO0 includes support for the IrDA 1.0 infrared data communication specification. Figure 3.9.24 shows the block diagram.



(3) Data format

Format of transmission/receiving must set to data length 8-bit, without parity bit, 1 bit of stop bit.

Any other settings don't guarantee the normal operation.

(4) SFR

Figure 3.9.27 shows the control register SIRCR. If change setting this register, must set it after set operation of transmission/receiving to disable (Both <TXEN> and <RXEN> of this register should be clear to 0).

Any changing for this register during transmission or receiving operation doesn't guarantee the normal operation.

The following example describes how to set this register:

- 1) SIO setting ; Set SIO side.
 - \downarrow

2)

- LD (SIRCR), 07H ; Set receiving effect pulse width to 16X
- 3) LD (SIRCR), 37H ; TXEN, RXEN enable the transmission and receiving. \downarrow
- 4) Transmission/receiving ; The modem operates as follows:
 - SIO0 starts transmitting.
 - IR receiver starts receiving.

- (5) Notes
 - 1. Making baud rate when using IrDA
 - In baud rate during using IrDA, must set "01" to SC0MOD0<SC1:0> in SIO by using baud rate generator.
 - TAOTRG, f_{IO}, SCLK0 input of except for it can not using.
 - 2. Output pulse width and baud rate generator during transmission IrDA
 - As the IrDA 1.0 physical layer specification, the data transfer speed and infra-red pulse width is specified.

	Transfer Rate	Modulation	Transfer Rate Tolerance (% of Rate)	Minimum of Pulse Width	Typical of Pulse Width 3/16	Maximum of Pulse Width
	2.4 kbps	RZI	± 0.87	1.41 μs	78.13 μs	88.55 μs
$\langle \cdot \rangle$	9.6 kbps	RZI	± 0.87	1.41 μs	19.53 μs	22.13 μs
	19.2 kbps	RZI <	± 0.87	1.41 μs	9.77 μs	11.07 μs
	38.4 kbps	RZI	<u>+</u> 0.87	1.41 μs	4.88 μs	5.96 μs
	57.6 kbps	RZI	±0.87	1.41 μs	3.26 μs	4.34 μs
	115.2 kbps	RZI	± 0.87	1.41 μs	1.63 μs	2.23 μs

Table 3.9.4 Specification of Transfer Rate and Pulse Width

The infra-red pulse width is specified either baud rate T \times 3/16 or 1.6 µs (1.6 µs is equal to T \times 3/16 pulse width when baud rate is 115.2 kbps).

The TMP92CM22 has function which is selectable the transmission pulse width either 3/16 or 1/16. But T \times 1/16 pulse width can be selected when the baud rate is equal or less than 38.4 kbps only. When 57.6 kbps and 115.2 kbps, the output pulse width should not be set to T \times 1/16.

As the same reason, + (16 - K)/16 division function in the baud rate generator of SIO0 cannot be used to generate 115.2 kbps baud rate.

Also when the 38.4 kbps and 1/16 pulse width, + (16 – K)/16 division function cannot be used.

Table 3.9.5 shows baud rate and pulse width for (16 - K)/16 division function.

Table 3.9.5 Baud Rate and Pulse Width for (16 – K)/16 Division Function

	Output Puls Width	e Baud 115.2		57.6	ikbps	38	.4 kbps	19.2 kbps	9.6 kbps	2.4 kbps	5	
	T × 3/16	×	×		0		0	0	$(\sqrt{6})$	0		
	T × 1/16	_			-		×	0	0	0		
	 Can be used (16 – K)/16 division function. Cannot be used (16 – K)/16 division function. Cannot be set to T × 1/16 pulse width. 											
		7		6	5		4 (3	2 (()1	0	
SIRCR	Bit symbol	PLSEL	RX	SEL	TXE	N	RXEN	SIRWD3	SIRWD2	SIRWD1	SIRWD0	
(1207H)	Read/Write		·		·			R/W		\mathcal{S}		
	After reset	0		0	0		0	0		0	0	
	Function	Function Selection transmission pulse width 0: 3/16 1: 1/16		sion data logic da		\sim $^{\prime}$	Receiving operation 0: Disable 1: Enable	Set effective p		ual or		
							Form Rece 1001 0000 C 0001 P 1110 P 1111 C \rightarrow Enat 0 D (F 1 Enat 0 D (II 1 Enat 0 D Sele	biving effective p $x = 1/f_{SYS}$ annot be set. Use width of equilibrium of the set. Use width of equilibrium of the set. The set of the set. The set of the set of the set. The set of the s	ual or more that ual or more that ual or more that ual or more that operation operation. signored.) operation sion operation signored.) ion operation signored.) ion operation. signored.) ion operation. signored.) ion operation.	$2x \times (\text{Setting var})$	is effective.	
								ulse width of 3/1 ulse width of 1/1				
								ulse width of 1/1		IrDA 1.0 stand	ard (1.6us	

Note: If a pulse width complying with the IrDA 1.0 standard ($1.6\mu s$ min.) can be guaranteed with a low baud rate, setting this bit to "1" will result in reduced power dissipation.

Figure 3.9.27 IrDA Control Register

3.10 Serial Bus Interface (SBI)

The TMP92CM22 has a 1-channel serial bus interface. Serial bus interface (SBI0) include following 2 operation modes.

- I²C bus mode (Multi master) •
- Clocked-synchronous 8-bit SIO mode .

The serial bus interface is connected to an external device through P91 (SDA) and P92 (SCL) in the I²C bus mode; and through P90 (SCK), P91 (SO), and P92 (SI) in the clocked-synchronous 8-bit SIO mode. $(\neg \uparrow \land$

Each pin is specified as follows.

	P9ODE	P9CR P9	FC
	<p92ode, p91ode=""></p92ode,>	<p92c, p90c="" p91c,=""> <p92f, p9<="" td=""><td>1F, P90F></td></p92f,></p92c,>	1F, P90F>
I ² C bus mode	11	11X 11	Х
Clocked-synchronous 8-bit SIO mode	ХХ		11 10 (Note)

X: Don't care

Note: When using SI and SCK input function, set P9FC<P92F, P90F> to "0" (Function setting).

3.10.1 Configuration



Figure 3.10.1 Serial Bus Interface 0 (SBI0)

3.10.2 Control

The following registers are used to control the serial bus interface and monitor the operation status.

- Serial bus interface 0 control register 1 (SBI0CR1)
- Serial bus interface 0 control register 2 (SBI0CR2)
- Serial bus interface 0 data buffer register (SBI0DBR)
- I²C bus 0 address register (I2C0AR)
- Serial bus interface 0 status register (SBI0SR)
- Serial bus interface 0 baud rate register 0 (SBI0BR0)
- Serial bus interface 0 baud rate register 1 (SBI0BR1)

The above registers differ depending on a mode to be used.

Refer to Section 3.10.4 "I²C Bus Mode Control Register" and 3.10.7 "Clocked-synchronous 8-Bit SIO Mode Control".

3.10.3 Data Format in I²C Bus Mode

Data format in I²C bus mode is shown Figure 3.10.3.

(a) Addressing format



P: Stop condition



3.10.4 I²C Bus Mode Control Register

The following registers are used to control and monitor the operation status when using the serial bus interface (SBI) in the $I^{2}C$ bus mode.

		7	6	5	4	3	2	1	0
SBI0CR1 (1240H)	Bit symbol	BC2	BC1	BC0	ACK		SCK2	SCK1	SCK0/ SWRMON
. ,	Read/Write		W		R/W	\frown	V	V	R/W
	After reset	0	0	0	0		(70)	0	0/1 (Note 3)
Read- modify-write instruction is prohibited.	Function	Select numb (Note 1)	er of transfer	red bits	Acknowledge mode specification 0:Not generate 1:Generate		Internal seria software rese (Note 2)	I clock selection	on and
					000 n 001 n 010 n 011 n 100 n 101 n= 110 n= 111 (Rest Software res 0 Duri 1 Initia → Acknowledg 0 Not	= 5 - kHz = 6 - kHz = 7 - kHz = 8 75 = 9 38 = 10 19 = 11 9.1 erved) (Re eset state moring software rail data ge mode sele generate clock for	A.8 kHz A kHz	ystem clock: f sys = 20 MHz CL pin) requency = -2 DN> at read	(output to fsys ⁿ + 8 [Hz])
			,	\sim		ber of bits tra	K>=0	-004	⟨> = 1
		\sim	(7		<bc2:0></bc2:0>	Number of clock pulses	Data length	Number of clock pulses	Data length
			41		000	8	8	9	8
\sim	())))		\geq	001	1	1	2	1
			()	\sim	010	2	2	3	2
$\langle \in$			$\gamma \bigcirc$)	011	3	3	4	3
		Z,	$\langle \ $		100	4	4	5	4
	\searrow	*	\searrow		101	5	5	6	5
	-				110	6	6	7	6
					111	7	7	8	7

Serial Bus Interface Control Register 1

- Note 1: Set the <BC2:0> to "000" before switching to a clocked-synchronous 8-bit SIO mode.
- Note 2: For the frequency of the SCL line clock, see section 3.10.5 (3) "Serial clock".
- Note 3: Initial data of SCK0 is "0", SWRMON is "1".
- Note 4: This I²C bus circuit does not support Fast mode, it supports standard mode only. Although the I²C bus circuit itself allows the setting of a baud rate over 100 kbps, the compliance with the I²C specification is not guaranteed in that case.

Figure 3.10.3 Register for I²C Bus Mode



Serial Bus Interface Control Register 2

Note 2: Switch a mode to port mode after confirming that the bus is free.

> Switch a mode between I²C bus mode and clocked-synchronous 8-bit SIO mode after confirming that input signals via port are high level.

> > Figure 3.10,4 Register for I²C Bus Mode



Serial Bus Interface Status Register

Note: Writing in this register functions as SBI0CR2.





Address recognition mode specification





- 3.10.5 Control in I²C Bus Mode
 - (1) Acknowledge mode specification

Set the SBI0CR1<ACK> to 1 for operation in the acknowledge mode. The TMP92CM22 generates an additional clock pulse for an acknowledge signal when operating in master mode. In the transmitter mode during the clock pulse cycle, the SDA pin is released in order to receive the acknowledge signal from the receiver. In the receiver mode during the clock pulse cycle, the SDA pin is set to the low in order to generate the acknowledge signal.

Clear the <ACK> to 0 for operation in the non-acknowledge mode, the TMP92CM22 does not generate a clock pulse for the acknowledge signal when operating in the master mode.

(2) Select number of transfer bits

The SBI0CR1<BC2:0> is used to select a number of bits for next transmission/ receiving data.

Since the <BC2:0> is cleared to 000 as a start condition, a slave address and direction bit are transferred in 8 bits. Other than these, the <BC2:0> retains a specified value.

- (3) Serial clock
 - 1. Clock source

The SBI0CR1<SCK2:0> is used to select a maximum transfer frequency outputted on the SCL pin in master mode. Set the baud rates, which have been calculated according to the formula below, to meet the specifications of the I^2C bus, such as the smallest pulse width of tLOW.

	1)/fscl	/
$t_{LOW} = 2^{n-1}/f_{SBI}$	SBI0CR1 <sck2:0></sck2:0>	n
$t_{HIGH} = 2^{n-1}/f_{SBI} + 8/f_{SBI}$	000	5
fscl = 1/(t _{LOW} + t _{HIGH})	001	6
$=\frac{f_{SBI}}{2^n+8}$	010	7
$-2^{n}+8$	011	8
	100	9
	101	10
	110	11
Note: f _{SBI} shows f _{SYS} .		

Figure 3.10.7 Clock Source
2. Clock synchronization

In the I²C bus mode, in order to wired-AND a bus, a master device which pulls down a clock line to low level, in the first place, invalidate a clock pulse of another master device which generates a high-level clock pulse. The master device with a high-level clock pulse needs to detect the situation and implement the following procedure.

The TMP92CM22 has a clock synchronization function for normal data transfer even when more than one master exists on the bus.

The example explains the clock synchronization procedures when two masters simultaneously exist on a bus.



As master A pulls down the internal SCL output to the low level at point "a", the SCL line of the bus becomes the low level. After detecting this situation, master B resets a counter of high-level width of an own clock pulse and sets the internal SCL output to the low level.

Master A finishes counting low-level width of an own clock pulse at point "b" and sets the internal SCL output to the high level. Since master B holds the SCL line of the bus at the low level, master A waits for counting high-level width of an own clock pulse. After master B finishes counting low-level width of an own clock pulse at point "c" and master A detects the SCL line of the bus at the high level, and starts counting high level of an own clock pulse. The clock pulse on the bus is determined by the master device with the shortest high-level width and the master device with the longest low-level width from among those master devices connected to the bus.

(4) Slave address and address recognition mode specification

When the TMP92CM22 is used as a slave device, set the slave address <SA6:0> and <ALS> to the I2COAR. Clear the <ALS> to "0" for the address recognition mode.

(5) Master/slave selection

Set the SBI0CR2<MST> to "1" for operating the TMP92CM22 as a master device. Clear the SBI0CR2<MST> to "0" for operation as a slave device. The <MST> is cleared to "0" by the hardware after a stop condition on the bus is detected or arbitration is lost. (6) Transmitter/receiver selection

Set the SBI0CR2<TRX> to "1" for operating the TMP92CM22 as a transmitter. Clear the <TRX> to "0" for operation as a receiver. In slave mode, when transfer data in addressing format, when received slave address is same value with setting value to I2C0AR, or GENERAL CALL is received (All 8-bit data are "0" after a start condition), the <TRX> is set to "1" by the hardware if the direction bit ($\mathbb{R}/\overline{\mathbb{W}}$) sent from the master device is "1", and <TRX> is cleared to "0" by the hardware if the bit is "0".

In the master mode, after an acknowledge signal is returned from the slave device, the <TRX> is cleared to "0" by the hardware if a transmitted direction bit is "1", and is set to "1" by the hardware if it is "0". When an acknowledge signal is not returned, the current condition is maintained.

The <TRX> is cleared to "0" by the hardware after a stop condition on the bus is detected or arbitration is lost.

(7) Start/stop condition generation

When programmed "1111" to SBI0CR2 <MST, TRX, BB, PIN> in during SBI0SR<BB> is "0", slave address and direction bit which are set to SBI0DBR and start condition are output on a bus. And it is necessary to set transmitted data to the data buffer register (SBI0DBR) and set "1" to <ACK> beforehand.



Figure 3.10.9 Generation of Start Condition and Slave Address

When programmed "0" to SBI0CR2<BB> and "111" to <MST, TRX, PIN> in during SBI0SR<BB> is "1", start a sequence of stop condition output. Do not modify the contents of <MST, TRX, BB, and PIN> until a stop condition is generated on a bus.



Figure 3.10.10 Generation of Stop Condition

The state of the bus can be ascertained by reading the contents of SBI0SR<BB>. SBI0SR<BB> will be set to 1 (Bus busy status) if a start condition has been detected on the bus, and will be cleared to 0 if a stop condition has been detected (Bus free status).

(8) Interrupt service requests and interrupt cancellation

When a serial bus interface interrupt request 0 (INTSBE0) occurs, the SBI0SR2 <PIN> is cleared to "0". During the time that the SBI0SR2<PIN> is "0", the SCL line is pulled down to the low level.

The <PIN> is cleared to "0" when end of transmission or receiving 1 word of data. And when writing data to SBI0DBR or reading data from SBI0DBR, <PIN> is set to "1".

The time from the <PIN> being set to "1" until the SCL line is released takes tLOW.

In the address recognition mode (<ALS> = 0), <PIN> is cleared to "0" when the received slave address is the same as the value set at the I2COAR or when a GENERAL CALL is received (All 8-bit data are "0" after a start condition). Although SBI0CR2<PIN> can be set to "1" by the program, the <PIN> is not clear it to "0" when it is programmed "0".

(9) Serial bus interface operation mode selection

SBI0CR2 < SBIM1:0> is used to specify the serial bus interface operation mode. Set SBI0CR2 < SBIM1:0> to "10" when the device is to be used in I^2C bus mode after confirming pin condition of serial bus interface to "H".

Switch a mode to port after confirming a bus is free.

(10) Arbitration lost detection monitor

Since more than one master device can exist simultaneously on the bus in I²C bus mode, a bus arbitration procedure has been implemented in order to guarantee the integrity of transferred data.

Data on the SDA line is used for I²C bus arbitration.

The following shows an example of a bus arbitration procedure when two master devices exist simultaneously on the bus. Master A and master B output the same data until point "a". After master A outputs "L" and master B, "H", the SDA line of the bus is wire-AND and the SDA line is pulled down to the low level by master A. When the SCL line of the bus is pulled up at point b, the slave device reads the data on the SDA line, that is, data in master A. A data transmitted from master B becomes invalid. The state in master B is called "ARBITRATION LOST". Master B device that loses arbitration releases the internal SDA output in order not to affect data transmitted from other masters with arbitration. When more than one master sends the same data at the first word, arbitration occurs continuously after the second word.

SCL (Line)

Internal SDA output (Master A) Internal SDA output (Master B) SDA line



Figure 3.10.11 Arbitration Lost

The TMP92CM22 compares the levels on the bus's SDA line with those of the internal SDA output on the rising edge of the SCL line. If the levels do not match, arbitration is lost and SBI0SR<AL> is set to "1".

When SBI0SR<AL> is set to "1", SBI0SR<MST, TRX> are cleared to "00" and the mode is switched to slave receiver mode. Thus, clock output is stopped in data transfer after setting $\langle AL \rangle =$ "1".

SBI0SR <AL> is cleared to "0" when data is written to or read from SBI0DBR or when data is written to SBI0CR2.



Figure 3.10.12 Example of when TMP92CM22 is a Master Device B (D7A = D7B, D6A = D6B)

(11) Slave address match detection monitor

SBIOSR<AAS> operates following in during slave mode; In address recognition mode (e.g., when I2COAR<ALS> = "0"), when received GENERAL CALL or same slave address with value set to I2COAR, SBIOSR<AAS> is set to "1". When <ALS> = "1", SBIOSR<AAS> is set to "1" after the first word of data has been received. SBIOSR<AAS> is cleared to "0" when data is written to SBIODBR or read from SBIODBR.

(12) GENERAL CALL detection monitor

SBI0SR<AD0> operates following in during slave mode; when received GENERAL CALL (all 8-bit data is "0", after a start condition), SBI0SR<AD0> is set to "1". And SBI0SR<AD0> is cleared to "0" when a start condition or stop condition on the bus is detected.

(13) Last received bit monitor

The value on the SDA line detected on the rising edge of the SCL line is stored in the SBI0SR<LRB>. In the acknowledge mode, immediately after an INTSBE0 interrupt request has been generated, an acknowledge signal is read by reading the contents of the SBI0SR<LRB>.

(14) Software reset function

The software reset function is used to initialize the SBI circuit, when SBI is rocked by external noises, etc.

When write first "10" next "01" to SBI0CR2<SWRST1:0>, reset signal is inputted to serial bus interface circuit, and circuit is initialized. All command registers except SBI0CR2<SBIM1:0> and status flag except SBI0CR2<SBIM1:0> are initialized to value of just after reset. SBI0CR1<SWRMON> is set to "1" automatically when completed initialization of serial bus interface.

(15) Serial bus interface data buffer register (SBI0DBR)

The received data can be read and transmission data can be written by reading or writing SBI0DBR.

In the master mode, after the slave address and the direction bit are set in this register, the start condition is generated.

(16) I²C bus address register (I2C0AR)

I2C0AR<SA6:0> is used to set the slave address when the TMP92CM22 functions as a slave device.

The slave address outputted from the master device is recognized by setting the I2COAR<ALS> to "0". And, the data format becomes the addressing format. When set <ALS> to "1", the slave address is not recognized, the data format becomes the free data format.

(17) Baud rate register (SBI0BR1)

Write "1" to baud rate circuit control register SBI0BR1<P4EN> before using I²C bus.

(18) Setting register for IDLE2 mode operation (SBI0BR0)

SBI0BR0<I2SBI0> is the register setting operation/stop during IDLE2 mode. Therefore, setting <I2SBI0> is necessary before the HALT instruction is executed.

3.10.6 Data Transfer in I²C Bus Mode

(1) Device initialization

In first, set the SBI0BR1<P4EN>, SBI0CR1<ACK, SCK2:0>. Set SBI0BR1<P4EN> to "1" and clear bits 7 to 5 and 3 in the SBI0CR1 to "0".

Next, set a slave address $\langle SA6:0 \rangle$ and the $\langle ALS \rangle$ ($\langle ALS \rangle = "0"$ when an addressing format) to the I2C0AR.

And, write "000" to SBI0CR2<MST, TRX, BB>, "1" to <PIN>, "10" to <SBIM1:0> and "00" to <SWRST1:0>. Set initialization status to slave receiver mode by this setting.

- (2) Start condition and slave address generation
 - 1. Master mode

In the master mode, the start condition and the slave address are generated as follows.

In first, check a bus free status (when SBI0SR<BB> = "0"). Set the SBI0CR1<ACK> to "1" (Acknowledge mode) and specify a slave address and a direction bit to be transmitted to the SBI0DBR.

When SBI0SR<BB> = "0", the start condition are generated by writing "1111" to SBI0CR2<MST, TRX, BB, PIN>. Subsequently to the start condition, nine clocks are output from the SCL pin. While eight clocks are output, the slave address and the direction bit which are set to the SBI0DBR. At the 9th clock, the SDA line is released and the acknowledge signal is received from the slave device.

An INTSBE interrupt request generate at the falling edge of the 9th clock. The <PIN> is cleared to "0". In the master mode, the SCL pin is pulled down to the low level while <PIN> is "0". When an interrupt request is generated, the <TRX> is changed according to the direction bit only when an acknowledge signal is returned from the slave device.

2. Slave mode

In the slave mode, the start condition and the slave address are received.

After the start condition is received from the master device, while eight clocks are output from the SCL pin, the slave address and the direction bit that are output from the master device are received.

When a GENERAL CALL or the same address as the slave address set in I2COAR is received, the SDA line is pulled down to the low level at the 9th clock, and the acknowledge signal is output.

An INTSBE interrupt request is generated on the falling edge of the 9th clock. The $\langle PIN \rangle$ is cleared to "0". In slave mode the SCL line is pulled down to the low level while the $\langle PIN \rangle =$ "0".





(3) 1-word data transfer

Check the <MST> by the INTSBE0 interrupt process after the 1-word data transfer is completed, and determine whether the mode is a master or slave.

1. If $\langle MST \rangle = "1"$ (Master mode)

Check the <TRX> and determine whether the mode is a transmitter or receiver.

When the <TRX> = "1" (Transmitter mode)

Check the <LRB>. When <LRB> is "1", a receiver does not request data. Implement the process to generate a stop condition (Refer to 3.10.6 (4)) and terminate data transfer.

When the <LRB> is "0", the receiver is requests new data. When the next transmitted data is 8 bits, write the transmitted data to SBI0DBR. When the next transmitted data is other than 8 bits, set the <BC2:0> <ACK> and write the transmitted data to SBI0DBR. After written the data, <PIN> becomes "1", a serial clock pulse is generated for transferring a new 1-word of data from the SCL pin, and then the 1-word data is transmitted. After the data is transmitted, an INTSBE interrupt request generates. The <PIN> becomes "0" and the SCL line is pulled down to the low level. If the data to be transferred is more than one word in length, repeat the procedure from the <LRB> checking above.

SCL Pin		7 8 9
	Write to SBI0DBR	
SDA Pin	D7 X D6 X D5 X D4 X D3 X D2 X D	D1 D0 X ACK /
\langle		Acknowledge signal from a receive
<pin></pin>		
interrupt request		Output of master

Figure 3.10.14 Example in which <BC2:0> = "000" and <ACK> = "1" (Transmitter mode)

When the <TRX> is "0" (Receiver mode)

When the next transmitted data is other than 8 bits, set <BC2:0> <ACK> and read the received data from SBI0DBR to release the SCL line (Data which is read immediately after a slave address is sent is undefined). After the data is read, <PIN> becomes "1". Serial clock pulse for transferring new 1 word of data is defined SCL and outputs "L" level from SDA pin with acknowledge timing.

An INTSBE interrupt request then generates and the <PIN> becomes "0", Then the TMP92CM22 pulls down the SCL pin to the low level. The TMP92CM22 outputs a clock pulse for 1 word of data transfer and the acknowledge signal each time that received data is read from the SBI0DBR.



Figure 3.10.15 Example of when <BC2:0> = "000", <ACK> = "1" (Receiver mode)

In order to terminate the transmission of data to a transmitter, clear <ACK> to "0" before reading data which is 1 word before the last data to be received. The last data word does not generate a clock pulse as the acknowledge signal. After the data has been transmitted and an interrupt request has been generated, set <BC2:0> to "001" and read the data. The TMP92CM22 generates a clock pulse for a 1-bit data transfer. Since the master device is a receiver, the SDA line on the bus remains high. The transmitter receives the high signal as an ACK signal. The receiver indicates to the transmitter that the data transfer is completed.

After the one data bit has been received and an interrupt request has been generated, the TMP92CM22 generates a stop condition (See section 3.10.6 (4)) and terminates data transfer.



Figure 3.10.16 Termination of Data Transfer (Master receiver mode)

2. If $\langle MST \rangle = 0$ (Slave mode)

In the slave mode the TMP92CM22 operates either in normal slave mode or in slave mode after losing arbitration.

In the slave mode, an INTSBE0 interrupt request generate when the TMP92CM22 receives a slave address or a GENERAL CALL from the master device, or when a GENERAL CALL is received and data transfer is completed, or after matching received address. In the master mode, the TMP92CM22 operates in a slave mode if it losing arbitration. An INTSBE0 interrupt request is generated when a word data transfer terminates after losing arbitration. When an INTSBE0 interrupt request is generated the <PIN> is cleared to "0" and the SCL pin is pulled down to the low level. Either reading/writing from/to the SBI0DBR or setting the <PIN> to "1" will release the SCL pin after taking tLOW time.

Check the SBI0SR<AL>, <TRX>, <AAS>, and <AD0> and implements processes according to conditions listed in the next table.

<trx></trx>	<al></al>	<aas></aas>	<ad0></ad0>	Conditions	Process
1	1	1	0	The TMP92CM22 detects arbitration lost when transmitting a slave address, and receives a slave address for which the value of the direction bit sent from another master is "1".	Set the number of bits of single word to <bc2:0>, and write the transmit data to SBIODBR.</bc2:0>
	0	1	0	In salve receiver mode, the TMP92CM22 receives a slave address for which the value of the direction bit sent from the master is "1".	
		0		In salve transmitter mode, transmission of data of single word is terminated.	Check the <lrb>, If <lrb> is set to "1", set <pin> to "1", reset "0" to <trx> and release the bus for the receiver no request next data. If <lrb> was cleared to "0", set bit number of single word to <bc2:0> and write the transmit data to SBI0DBR for the receiver requests next data.</bc2:0></lrb></trx></pin></lrb></lrb>
0	1		1/0	The TMP92CM22 detects arbitration lost when transmitting a slave address, and receives a slave address or GENERAL CALL for which the value of the direction bit sent from another master is "0".	Read the SBI0DBR for setting the <pin> to "1" (Reading dummy data) or set the <pin> to "1".</pin></pin>
		O	0	The TMP92CM22 detects arbitration lost when transmitting a slave address or data, and transfer of word terminates.	
			1/0	In slave receiver mode the TMP92CM22 receives a slave address or GENERAL CALL for which the value of the direction bit sent from the master is "0".	
		0	1/0	In slave receiver mode the TMP92CM22 terminates receiving word data.	Set bit number of single word to <bc2:0>, and read the receiving data from SBI0DBR.</bc2:0>

Table 3.10.1 Operation in the Slave Mode

(4) Stop condition generation

When SBI0SR < BB > = 1, the sequence for generating a stop condition is started by writing "111" to SBI0CR2 < MST, TRX, PIN > and "0" to SBI0CR2 < BB >. Do not modify the contents of SBI0CR2 < MST, TRX, PIN, BB > until a stop condition has been generated on the bus. When the bus's SCL line has been pulled low by another device, the TMP92CM22 generates a stop condition when the other device has released the SCL line and SDA pin rising.



(5) Restart

Restart is used during data transfer between a master device and a slave device to change the data transfer direction. The following description explains how to restart when this device is in the master mode.

Clear the SBI0CR2<MST, TRX, BB> to "000" and set the SBI0CR2<PIN> to "1" to release the bus. The SDA line remains the high level and the SCL pin is released. Since a stop condition is not generated on the bus, other devices assume the bus to be in a busy state. Check the SBI0SR<BB> until it becomes "0" to check that the SCL pin of this device is released. Check the <LRB> until it becomes 1 to check that the SCL line on a bus is not pulled down to the low level by other devices. After confirming that the bus stays in a free state, generate a start condition with procedure described in 3.10.6 (2).

In order to meet setup time when restarting, take at least $4.7 \ \mu s$ of waiting time by software from the time of restarting to confirm that the bus is free until the time to generate the start condition.



3.10.7 Clocked-synchronous 8-bit SIO Mode Control

The following registers are used to control and monitor the operation status when the serial bus interface (SBI) is being operated in clocked synchronous 8-bit SIO mode.



Serial Bus Interface 0 Control Register 1



			Serial Bus	Interface	0 Control F	Register 2			
	/	7	6	5	4	3	2	1	0
SBI0CR2	Bit symbol					SBIM1	SBIM0	_	_
(1243H)	Read/Write	\sim	\backslash		\sim		V	V	
	After reset	\sim			\sim	0	0	0	0
Read- nodify-write	Function					Serial bus ir operation m	nterface ode selection	(Note 2)	(Note 2)
nstruction is prohibited.						00: Port mo 01: SIO mod 10: I ² C bus	de 🔶		
						10:1 C bus 11: (Reserve) (
	Note 1: Set	the SBI0CR1-	<bc2:0> to "0</bc2:0>	00" before sw	ritching S	Serial bus inte	↓ erface operatio	n mode seled	tion
	to a	clocked-sync	hronous 8-bit	SIO mode.	_		de (Serial bus i		
	Note 2: Plea	ase always wr	te "00" to SBI	CR2<1:0>.			-synchronous		,
						10 I ² C bus	- N		
						11 (Reserv			
			Sorial D			\sim		$\langle \rangle$	>
			Senai Du	us Interface	e o Status r		6		/
		7	6	5	4(7	3	2	\mathcal{A}	0
SBI0SR	Bit symbol	/	/	/		SIOF	SEF	th	/
1243H)	Read/Write			/	×		R	462	\sim
	After reset					0	0		
	Function			<		Serial	Shift		
				\frown		transfer	operation		
				$(\cap$	\sim	operation	status		
					\geq	status	monitor		
I				$\langle \langle \cdot \rangle$	× //				
				Serial tran	nsfer operatin	↓ status mon	itor Shift one	ration status	monitor
			((nsfer termina		1	ft operation to	
					nsfer in progr		1	ft operation in	
		,	Serial Bus 1	_ · _ · · •	(\				i piogress
		1		1			1		
		7	6	5	4	3	2	1	0
SBI0BR0	Bit symbol		(// -))						
(1244H)	Read/Write	\mathbb{W}	R/W	$ \rightarrow $	774				
Read-	After reset <		0	\mathcal{A}	\rightarrow				
nodify-write	Function	Always write "0".	Always write "0".						
prohibited.									
formonica.	Note: C	-	nous mode ca	· · · ·					
			Serial Bus I	nterface/0	Baud Rate	Register			
		7	6	5	4	3	2	1	0
SBI0BR1	Bit symbol	P4EN				\sim	\sim		\sim
(1245H)	Read/Write	/	N	\leftarrow	\sim			\sim	
	After reset	0	$\left(\left(0 \right) \right)$			\sim	\sim	\sim	\sim
Read-	Function	Internal	Always write				\rightarrow		
nodify-write		clock	"0".						
nstruction is	\searrow	0: Stop	\searrow						
orohibited.		1: Operate							
							aud rate clock	control	
							0 Stop		
							1 Operate		

Serial Bus Interface 0 Control Register 2



- (1) Serial Clock
 - 1. Clock source

SBI0CR1<SCK2:0> is used to select the following functions:

Internal clock

In internal clock mode one of seven frequencies can be selected. The serial clock signal is output to the outside on the SCK pin.

When the device is writing (in transmit mode) or reading (in receive mode), data cannot follow the serial clock rate, so an automatic wait function is executed which automatically stops the serial clock and holds the next shift operation until reading or writing has been completed.



External clock (<SCK2:0> = "111")

An external clock input via the SCK pin is used as the serial clock. In order to ensure the integrity of shift operations, both the high and low-level serial clock pulse widths shown below must be maintained. The maximum data transfer frequency is 1.25 MHz (when fSYS = 20 MHz).



Figure 3.10.23 Maximum Data Transfer Frequency when External Clock Input



2. Shift edge

Data is transmitted on the leading edge of the clock and received on the trailing edge.

$\underline{\text{Leading edge shift}}$

Data is shifted on the leading edge of the serial clock (on the falling edge of the SCK pin input/output).

Trailing edge shift

Data is shifted on the trailing edge of the serial clock (on the rising edge of the SCK pin input/output).



(2) Transfer modes

The SBI0CR1<SIOM1:0> is used to select a transmit, receive or transmit/receive mode.

1. 8-bit transmit mode

Set a control register to a transmit mode and write transmission data to the SBI0DBR.

After the transmit data has been written, set the SBI0CR1<SIOS> to "1" to start data transfer. The transmitted data is transferred from the SBI0DBR to the shift register and output, starting with the least significant bit (LSB), via the SO pin and synchronized with the serial clock. When the transmission data has been transferred to the shift register, the SBI0DBR becomes empty. The INTSBE0 (Buffer empty) interrupt request is generated to request new data.

When the internal clock is used, the serial clock will stop and the automatic wait function will be initiated if new data is not loaded to the data buffer register after the specified 8-bit data is transmitted. When new transmission data is written, the automatic wait function is canceled.

When the external clock is used, data should be written to the SBI0DBR before new data is shifted. The transfer speed is determined by the maximum delay time between the time when an interrupt request is generated and the time when data is written to the SBI0DBR by the interrupt service program.

When the transmit is started, after the SBI0SR<SIOF> goes "1" output from the SO pin holds final bit of the last data until falling edge of the SCK.

For stopping data transmission, when the <SIOS> is cleared to "0" by the INTSBE0 interrupt service program or when the <SIOINH> is set to "1". When the <SIOS> is cleared to "0", the transmitted mode ends when all data is output. In order to confirm whether data is being transmitted properly by the program, the <SIOF> to be sensed. The SBI0SR<SIOF> is cleared to "0" when transmission has been completed. When the <SIOINH> is set to "1", transmitting datat stops. The <SIOF> turns "0".

When the external clock is used, it is also necessary to clear the <SIOS> to "0" before new data is shifted; otherwise, dummy data is transmitted and operation ends.







2. 8-bit receive mode

Set the control register to receive mode and set the SBI0CR1<SIOS> to "1" for switching to receive mode. Data is received into the shift register via the SI pin and synchronized with the serial clock, starting from the least significant bit (LSB). When the 8-bit data is received, the data is transferred from the shift register to the SBI0DBR. The INTSBE0 (Buffer full) interrupt request is generated to request that the received data be read. The data is then read from the SBI0DBR by the interrupt service program.

When the internal clock is used, the serial clock will stop and the automatic wait function will be in effect until the received data is read from the SBI0DBR.

When the external clock is used, since shift operation is synchronized with an external clock pulse, the received data should be read from the SBI0DBR before the next serial clock pulse is input. If the received data is not read, further data to be received is canceled. The maximum transfer speed when an external clock is used is determined by the delay time between the time when an interrupt request is generated and the time when the received data is read.

Receiving of data ends when the <SIOS> is cleared to "0" by the INTSBE0 interrupt service program or when the <SIOINH> is set to "1". If <SIOS> is cleared to "0", received data is transferred to the SBI0DBR in complete blocks. The received mode ends when the transfer is completed. In order to confirm whether data is being received properly by the program, the SBI0SR<SIOF> to be sensed. The <SIOF> is cleared to "0" when receiving is completed. When it is confirmed that receiving has been completed, the last data is read. When the <SIOINH> is set to "1", data receiving stops. The <SIOF> is cleared to "0" (The received data becomes invalid, therefore no need to read it).

Note: When the transfer mode is changed, the contents of the SBI0DBR will be lost. If the mode must be changed, conclude data receiving by clearing the <SIOS> to "0", read the last data, then change the mode.



3. 8-bit transmit/receive mode

Set a control register to a transmit/receive mode and write data to the SBIODBR. After the data is written, set the SBIOCR<SIOS> to "1" to start transmitting/receiving. When data is transmitted, the data is output from the SO pin, starting from the least significant bit (LSB) and synchronized with the leading edge of the serial clock signal. When data is received, the data is input via the SI pin on the trailing edge of the serial clock signal. 8-bit data is transferred from the shift register to the SBIODBR and the INTSBE0 interrupt request is generated. The interrupt service program reads the received data from the data buffer register and writes the data which is to be transmitted. The SBIODBR is used for both transmitting and receiving. Transmitted data should always be written after received data is read.

When the internal clock is used, the automatic wait function will be in effect until the received data is read and the new data is written.

When the external clock is used, since the shift operation is synchronized with the external clock, the received data is read and transmitted data is written before a new shift operation is executed. The maximum transfer speed when the external clock is used is determined by the delay time between the time when an interrupt request is generated and the time at which received data is read and transmitted data is written.

When the transmit is started, after the SBI0SR<SIOF> goes "1" output from the SO pin holds final bit of the last data until falling edge of the SCK.

Transmitting/receiving data ends when the <SIOS> is cleared to "0" by the INTSBEO interrupt service program or when the SBIOCR1<SIOINH> is set to "1". When the <SIOS> is cleared to "0", received data is transferred to the SBIODBR in complete blocks. The transmit/receive mode ends when the transfer is completed. In order to confirm whether data is being transmitted/received properly by the program, set the SBIOSR to be sensed. The <SIOF> is cleared to "0" when transmitting/receiving is completed. When the <SIOINH> is set to "1", data transmitting/receiving stops. The <SIOF> is then cleared to "0".

Note: When the transfer mode is changed, the contents of the SBI0DBR will be lost. If the mode must be changed, conclude data transmitting/receiving by clearing the <SIOS> to "0", read the last data, and then change the transfer mode.



3.11 Analog/Digital Converter

The TMP92CM22 incorporates a 10-bit successive approximation-type analog/digital converter (AD converter) with 8-channel analog input.

Figure 3.11.1 is a block diagram of the AD converter. The 8-channel analog input pins (AN0 to AN7) are shared with the input-only port G so they can be used as an input port.

Note: When IDLE2, IDLE1, or STOP mode is selected, as to reduce the power, with some timings the system may enter a standby mode even though the internal comparator is still enabled. Therefore be sure to check that AD converter operations are halted before a HALT instruction is executed.



3.11.1 Analog/Digital Converter Registers

The AD converter is controlled by the three AD mode control registers: ADMOD0, ADMOD1, and ADMOD2. The eight AD conversion data result registers (ADREG0H/L to ADREG7H/L) store the results of AD conversion.

Figure 3.11.2 shows the registers related to the AD converter.



AD Mode Control Register 0





AD Mode Control Register 1

Figure 3.11.3 Register for AD Converter

					0				
	/	7	6	5	4	3	2	1	0
ADREG0L	Bit symbol	ADR01	ADR00	\backslash			/	/	ADR0RF
(12A0H)	Read/Write	F	λ	\backslash	\sim	\frown	\backslash	/	R
	After reset	Unde	fined						0
	Function	Stores lower					\sim		AD conversion
		conversi	on result						data storage flag
							\square		1: Conversion
) M	result stored
			AD Conv	version Res	ult Register	r 0 High			
		7	6	5	4	3	2	1	0
ADREG0H	Bit symbol	ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02
(12A1H)	Read/Write			•	Ę	2	•		
	After reset				Unde	fined	(/
	Function			Stores	upper 8 bits A	D conversion	n result.	5	
						$\bigcirc)$	\diamond	20	
								901	
	_		AD Con	ersion Res	sult Registe	r 1 Low	\mathcal{C}	\geq	
		7	6	5 <	4	3	(2)	1	0
ADREG1L	Bit symbol	ADR11	ADR10	$\langle 4$	Ą				ADR1RF
(12A2H)	Read/Write	F	8				\rightarrow		R
	After reset	Unde	fined	X X	\searrow	\rightarrow			0
	Function	Stores lower							AD conversion
		conversi	on result	$ \longrightarrow $		$\langle $			data storage flag
				\bigcirc					1: Conversion
					\frown				result stored
))	$\langle \rangle$				
		(AD Con	oraian Daa	ult Register	.) r1 ∐iah			
	<hr/>			1			0		0
		(7)	6	5 ((//4	3	2	1	0
ADREG1H (12A3H)	Bit symbol	ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12
(12/(011)	Read/Write			$ \longrightarrow $	F				
	After reset			Storoc I	Unde Upper 8 bits of		on rocult		
	Function			Sibles t		AD COnversio	JIT TESUIL.		
		\ge	9 8	7 6 5	4 3 2	1 0			
	Channel x								
\sim	conversion	result							
	$\backslash \backslash \smile$		ADREGxH					ADREGxL	
$\langle \langle \langle \rangle$			7 6	↓ 5 4 3	2 1 0	↓ 76	543	2 1 0	
		$\langle \wedge$					$\sqrt{\sqrt{\sqrt{2}}}$		
	\searrow		\searrow					\sim	
						,			
				Bits	5 to 1 are alw	ays read as	1.		

AD Conversion Result Register 0 Low

- Bit0 is the AD conversion data storage flag <ADRxRF>. When the AD conversion result is stored, the flag is set to 1. When either of the registers (ADREGxH, ADREGxL) is read, the flag is cleared to 0.



	\sim								
		7	6	5	4	3	2	1	0
ADREG2L	Bit symbol	ADR21	ADR20	/			/	/	ADR2RF
(12A4H)	Read/Write	F	2		\sim	\sim		/	R
	After reset	Unde	fined		\sim	\sim			0
	Function	Stores lower	2 bits of AD				~		AD conversion
		conversio	on result.						data storage
									flag 1: Conversion
								7	result stored
						\sim	$\langle / \rangle \langle \rangle$		
			AD Conv	ersion Res	ult Registe	r 2 High	\mathbf{i}		
		7	6	5	4	3	2	1	0
ADREG2H	Bit symbol	ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22
(12A5H)	Read/Write					2			
	After reset				Unde	\sim	^	$\langle \langle \langle \rangle \rangle$	\rangle
	Function			Stores u	pper 8 bits of		on result.		
						()	\diamond (C		
								4 <i>0</i> /	
			AD Conv	ersion Res	ult Registe	r 3 Low	R		
		7	6	5 <	$\langle 4 \rangle$	3	(2)	1	0
ADREG3L	Bit symbol	ADR31	ADR30	\sim	\mathcal{A}		\sim		ADR3RF
(12A6H)	Read/Write	F						\sim	R
	After reset	Undefined		X		\gg	\leq	\sim	0
	Function	Stores lower	2 bits of AD		í _Z				AD conversion
		conversio	on result.	$\sim \sim$		>))			data storage
			0	\bigcirc					flag 1:Conversion
			(\mathcal{P})		\land	\sim			result stored
)					
		/				\geq			
			AD Conv	ersion Res	ult Registe	r 3 High			
			6	5 ((7/<4	3	2	1	0
ADREG3H	Bit symbol	ADR39	ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32
(12A7H)	Read/Write	$\langle \langle \rangle$				R		•	
	After reset	\sim		\sum	- Unde	efined			
	Function			Stores u	upper 8 bits of	AD conversion	on result.		
		\sum	\wedge	\sim					
			9 8 7	65	4 3 2	1 0			
\sim	Channel ×	conversion							
	result		ADREGXH					ADREGxL	
$\langle -$	$ \rightarrow $			\downarrow		\downarrow		ABREOKE	
				5 4 3	2 1 0	76	543 <u> </u>	$\frac{2}{4}$ $\frac{1}{4}$ $\frac{1}{4}$	
	\searrow						XIXIXI		
			<u>.</u>	.			·		
				Bits	s 5 to 1 are alv	wavs read as	1.		
								<adr×rf></adr×rf>	When the AD
				- 510			a storage nag	S/ DI MINI 2.	Mich the AD

AD Conversion Result Register 2 Low

Bit0 is the AD conversion data storage flag <ADRxRF>. When the AD conversion result is stored, the flag is set to 1. When either of the registers (ADREGxH, ADREGxL) is read, the flag is cleared to 0.



					-						
	/	7	6	5	4	3	2	1	0		
ADREG4L	Bit symbol	ADR41	ADR40						ADR4RF		
(12A8H)	Read/Write	F	R						R		
	After reset	Unde	fined				/		0		
	Function	Stores lower					\sim		AD conversion		
		conversio	on result.						data storage flag		
									1: Conversion		
) / (result stored		
			AD Conv	ersion Res	ult Registe	r 4 High					
		7	6	5	4	3	2	1	0		
ADREG4H	Bit symbol	ADR49	ADR48	ADR47	ADR46	ADR45	ADR44	ADR43	ADR42		
(12A9H)	Read/Write				Ą	2					
	After reset		Undefined								
	Function			Stores u	pper 8 bits of	AD conversion	on result.	\sim			
						$\bigcirc)$	\diamond	26			
								90/			
	<u></u>		AD Conv	version Res	ult Registe	r 5 Low	\mathcal{C}	\geq	·		
		7	6	5 <		3	(2))	1	0		
ADREG5L	Bit symbol	ADR51	ADR50		\rightarrow	Å	274		ADR5RF		
(12AAH)	Read/Write	F					\supset		R		
	After reset	Unde		20	> > > > > > > > > > > > > > > > > > >	\longrightarrow	\rightarrow		0		
	Function	Stores lower conversion			$\langle \langle \rangle$	$\langle \rangle \rangle$			AD conversion data storage		
		0011001310				$\langle \rangle \rangle$			flag		
				\bigcirc					1: Conversion		
									result stored		
)	()						
		(AD Conv	ersion Res	ult Registe	r 5 High					
		$\overline{(7)}$	6	5 (7/14	3	2	1	0		
ADREG5H	Bit symbol	ADR59	ADR58	ADR57	ADR56	ADR55	ADR54	ADR53	ADR52		
(12ABH)	Read/Write				F		7101101	7.27.00	7.21.02		
	After reset		\sim	\sim	<u></u>	efined					
	Function			Stores u	pper 8 bits of	AD conversion	on result.				
		$\langle \rangle$	\wedge	\sim							
			987	765	4 3 2	1 0					
\sim	Channel ×	conversion									
	result		ADREGXH								
	\rightarrow		ADREGXN	\downarrow		\downarrow		ADREGxL			
			7 6	5 4 3	2 1 0	76	5 4 3	2 1 0			
	\diamond	~ `					X X X	$\times \times $			
	~										
				 Bits 	5 to 1 are alw	avs read as	1				
						ays icau do					

AD Conversion Result Register 4 Low

• Bit0 is the AD conversion data storage flag <ADRxRF>. When the AD conversion result is stored, the flag is set to 1. When either of the registers (ADREGxH, ADREGxL) is read, the flag is cleared to 0.



					5					
		7	6	5	4	3	2	1	0	
ADREG6L	Bit symbol	ADR61	ADR60		/		/	/	ADR6RF	
(12ACH)	Read/Write	F	2						R	
	After reset	Unde	fined						0	
	Function	Stores lower					\sim		AD conversion	
		conversio	on result.						data storage flag	
							$(\cap$		1:Conversion	
) / (result stored	
			AD Conv	ersion Res	sult Registe	r 6 High				
		7	6	5	4	3	2	1	0	
ADREG6H	Bit symbol	ADR69	ADR68	ADR67	ADR66	ADR65	ADR64	ADR63	ADR62	
(12ADH)	Read/Write				Į	\sim	•			
	After reset	Undefined								
	Function			Stores u	pper 8 bits of	AD conversi	on result.	\sum		
						\mathcal{I}				
								90		
	<			A	sult Registe			> _		
		7	6	5 <	$\langle 4 \rangle$	3	<u>(2)</u>	1	0	
ADREG7L	Bit symbol	ADR71	ADR70	$ \rightarrow $					ADR7RF	
(12AEH)	Read/Write	F				\sim	\bigcirc		R	
	After reset	Undefined Stores lower 2 bits of AD							0	
	Function	Stores lower	/	$\langle \rangle$		$\langle \rangle \rangle$			AD conversion data storage	
			((flag	
			\square		\wedge	\sim			1: Conversion result stored	
						\geq				
			AD Conv	ersion Res	ult Registe	r 7 High				
		(7)	6	5 ((7/<4	3	2	1	0	
ADREG7H	Bit symbol	ADR79	ADR78	ADR77	ADR76	ADR75	ADR74	ADR73	ADR72	
(12AFH)	Read/Write	\sim			F	२	1	1		
	After reset	\sim			- Unde	fined				
	Function			Stores u	pper 8 bits of	AD conversion	on result.			
		\sum	\land	\checkmark						
			9 8 7	65	4 3 2	1 0				
\sim	Channel × c result	onversion								
	16301		$\left(\bigcirc \right)$					ADREGxL		
$\langle -$			7 6 5	4 3 2	1 0	7 6 5	4 3 2	1 0		
								$\overline{\mathbf{M}}$		
	\searrow		\searrow			ĽĽĽ	$\nabla \nabla \nabla$			
				D	F to A = 1		· ·			
					5 to 1 are alv	-			M/bon the	
				• Bit(IS THE AD CO	inversion data	a storage flag	<aukxke>.</aukxke>	when the	

AD Conversion Result Register 6 Low

Figure 3.11.7 Register for AD Converter

AD conversion result is stored, the flag is set to 1. When either of the registers (ADREGxH, ADREGxL) is read, the flag is cleared to 0.

- 3.11.2 Description of Operation
 - (1) Analog reference voltage

A high-level analog reference voltage is applied to the VREFH pin; a low-level analog reference voltage is applied to the VREFL pin. To perform AD conversion, the reference voltage, the difference between VREFH and VREFL, is divided by 1024 using string resistance. The result of the division is then compared with the analog input voltage.

To turn off the switch between VREFH and VREFL, program a 0 to ADMOD1<VREFON> in AD mode control register 1. To start AD conversion in the OFF state, first write a 1 to ADMOD1<VREFON>, wait 3 μ s until the internal reference voltage stabilizes (This is not related to fsys), then set ADMOD0<ADS> to 1.

(2) Analog input channel selection

The analog input channel selection varies depends on the operation mode of the AD converter.

- In analog input channel fixed mode (ADMOD0<SCAN> = 0) Setting ADMOD1<ADCH2:0> selects one of the input pins AN0 to AN7 as the input channel.
- In analog input channel scan mode (ADMOD0<SCAN> = 1)
 Setting ADMOD1<ADCH2:0> selects one of the eight scan modes.

Table 3.11.1 illustrates analog input channel selection in each operation mode.

On a reset, ADMOD0<SCAN> is set to "0" and ADMOD1<ADCH2:0> is initialized to "000". Thus pin AN0 is selected as the fixed input channel. Pins not used as analog input channels can be used as standard input port pins.

	, maiog input o	
<adch2:0></adch2:0>	Channel fixed <scan> = "0"</scan>	Channel scan <scan> = "1"</scan>
000	AN0	ANO
001		$ANO \rightarrow AN1$
010	AN2	$AN0 \rightarrow AN1 \rightarrow AN2$
011	AN3	$AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$
100	AN4	$\begin{array}{l} AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN4 \end{array}$
101	AN5	$\begin{array}{l} AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN4 \rightarrow AN5 \end{array}$
110	AN6	$\begin{array}{l} AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \end{array}$
111	AN7	$\begin{array}{l} AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \end{array}$

Table 3.11.1 Analog Input Channel Selection

(3) Starting AD conversion

To start AD conversion, program "1" to ADMOD0<ADS> in AD mode control register 0, or ADMOD1<ADTRGE> in AD mode control register 1 and input falling edge on ADTRG pin. When AD conversion starts, the AD conversion busy flag ADMOD0<ADBF> will be set to "1", indicating that AD conversion is in progress.

(4) AD conversion modes and the AD conversion end interrupt

The four AD conversion modes are:

- Channel fixed single conversion mode
- Channel scan single conversion mode
- Channel fixed repeat conversion mode
- Channel scan repeat conversion mode

The ADMOD0<REPEAT> and ADMOD0<SCAN> settings in AD mode control register 0 determine the AD mode setting.

Completion of AD conversion triggers an INTAD AD conversion end interrupt request. Also, ADMOD0<EOCF> will be set to 1 to indicate that AD conversion has been completed.

1. Channel fixed single conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to "00" selects conversion channel fixed single conversion mode.

In this mode data on one specified channel is converted once only. When the conversion has been completed, the ADMOD0<EOCF> flag is set to 1, ADMOD0<ADBF> is cleared to "0", and an INTAD interrupt request is generated.

2. Channel scan single conversion mode

Setting ADMODO<REPEAT> and ADMODO<SCAN> to "01" selects conversion channel scan single conversion mode.

In this mode data on the specified scan channels is converted once only. When scan conversion has been completed, ADMOD0<EOCF> is set to "1", ADMOD0<ADBF> is cleared to "0", and an INTAD interrupt request is generated.

3. Channel fixed repeat conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to "10" selects conversion channel fixed repeat conversion mode.

In this mode data on one specified channel is converted repeatedly. When conversion has been completed, ADMOD0<EOCF> is set to "1" and ADMOD0<ADBF> is not cleared to "0" but held at "1". INTAD interrupt request generation timing is determined by the setting of ADMOD0<ITM0>.

Clearing <ITM0> to "0" generates an interrupt request every time an AD conversion is completed.

Setting <ITM0> to "1" generates an interrupt request on completion of every fourth conversion.

4. Channel scan repeat conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to "11" selects conversion channel scan repeat conversion mode.

In this mode data on the specified scan channels is converted repeatedly. When each scan conversion has been completed, ADMOD0<EOCF> is set to "1" and an INTAD interrupt request is generated. ADMOD0<ADBF> is not cleared to "0" but held at "1".

To stop conversion in a repeat conversion mode (e.g., in cases c and d), program a "0" to ADMODO<REPEAT>. After the current conversion has been completed, the repeat conversion mode terminates and ADMODO<ADBF> is cleared to "0".

Switching to a halt state (IDLE2 mode with ADMOD1<I2AD> cleared to "0", IDLE1 mode or STOP mode) immediately stops operation of the AD converter even when AD conversion is still in progress. In repeat conversion modes (e.g., in cases c and d), when the halt is released, conversion restarts from the beginning. In single conversion modes (e.g., in cases a and b), conversion does not restart when the halt is released (The converter remains stopped).

Table 3.11.2 shows the relationship between the AD conversion modes and interrupt requests.

	Mode	Interrupt Request	ADMOD0			
	Wibdd	Generation	<itm0></itm0>	<repeat></repeat>	<scan></scan>	
\sim	Channel fixed single conversion mode	After completion of conversion	х	0	0	
/	Channel scan single conversion mode	After completion of scan conversion	х	0	1	
	Channel fixed repeat	Every conversion	0	1	0	
\backslash	conversion mode	Every forth conversion	1	I	0	
	Channel scan repeat conversion mode	After completion of every scan conversion	Х	1	1	

Table 3.11.2 Relationship between the AD Conversion Modes and Interrupt Requests AD

X: Don't care

(5) AD conversion time

84 states ($8.4 \mu s$ at $f_{SYS} = 20$ MHz) are required for the AD conversion of one channel.

(6) Storing and reading the results of AD conversion

The AD conversion data upper and lower registers (ADREG0H/L to ADREG7H/L) store the results of AD conversion. (ADREG0H/L to ADREG7H/L are read-only registers.)

In channel fixed repeat conversion mode, the conversion results are stored successively in registers ADREG0H/L to ADREG3H/L. In other modes the AN0, AN1, AN2, AN3, AN4 AN5, AN6, AN7 conversion results are stored in ADREG0H/L, ADREG1H/L, ADREG2H/L, ADREG3H/L, ADREG4H/L, ADREG5H/L, ADREG6H/L, ADREG7H/L respectively.

Table 3.11.3 shows the correspondence between the analog input channels and the registers which are used to hold the results of AD conversion.

Table 3.11.3 Correspondence between Analog Input Channel and AD Conversion Result Register

Apolog Ipput	AD Conversion Result Register						
Analog Input Channel (Port G)	Conversion Modes Other than at Right	Channel Fixed Repeat Conversion Mode (ADMOD0 <itm0>= "1")</itm0>					
AN0	ADREGOH/L						
AN1	ADREG1H/L						
AN2	ADREG2H/L	ADREG0H/L←					
AN3	ADREG3H/L	ADREG1H/L					
AN4	ADREG4H/L	ADREĠ2H/L					
AN5	ADREG5H/L	ADREG3H/L'					
AN6	ADREG6H/L						
AN7	ADREG7H/L						

<ADRxRF>, bit0 of the AD conversion data lower register, is used as the AD conversion data storage flag. The storage flag indicates whether the AD conversion result register has been read or not. When a conversion result is stored in the AD conversion result register, the flag is set to "1". When either of the AD conversion result registers (ADREGxH or ADREGxL) is read, the flag is cleared to "0".

Reading the AD conversion result also clears the AD conversion end flag ADMOD0<EOCF> to "0".

Example:

1. Convert the analog input voltage on the AN3 pin and write the result, to memory address 0800H using the AD interrupt (INTAD) processing routine.

```
Setting of main routine
                  6
                    5
               7
                        4
                           3
                               2
                                  1
                                     0
                                             Enable INTAD and set it to interrupt level 4.
INTE0AD
                     0
               Х
                  1
                        0
           ←
                                             Set pin AN3 to the analog input channel.
ADMOD1
                     0
                        0
                           0
               1
                  1
                               0
                                  1
                                     1
                                             Start conversion in channel fixed single conversion
ADMOD0 \leftarrow X X 0
                        0
                           0
                               0 0
                                             mode.
Interrupt routine processing example
                                             Read value of ADREG3L, ADREG3H to general
WA
           ← ADREG3
                                             purpose register WA (16 bits).
WA
                                             Shift contents read into WA six times to right and zero-fill
           >>6
                                             upper bits.
                                             Write contents of WA to memory address 0800H.
(0800H)
           ← WA
```

2. Converts repeatedly the analog input voltages on the three pins AN0, AN1, and AN2, using channel scan repeat conversion mode.



3.12 Watchdog Timer (Runaway detection timer)

The TMP92CM22 contains a watchdog timer of runaway detecting.

The watchdog timer (WDT) is used to return the CPU to the normal state when it detects that the CPU has started to malfunction (Runaway) due to causes such as noise. When the watchdog timer detects a malfunction, it generates a non-maskable interrupt INTWD to notify the CPU of the malfunction.

Connecting the watchdog timer output to the reset pin internally forces a reset. (The level of external $\overline{\text{RESET}}$ pin is not changed.)

3.12.1 Configuration

Figure 3.12.1 is a block diagram of the watchdog timer (WDT)



3.12.2 Operation

The watchdog timer generates an INTWD interrupt when the detection time set in the WDMOD<WDTP1:0> has elapsed. The watchdog timer must be cleared "0" in software before an INTWD interrupt will be generated. If the CPU malfunctions (e.g., if runaway occurs) due to causes such as noise, but does not execute the instruction used to clear the binary counter, the binary counter will overflow and an INTWD interrupt will be generated. The CPU will detect malfunction (runaway) due to the INTWD interrupt and in this case it is possible to return to the CPU to normal operation by means of an anti-malfunction program.

The watchdog timer begins operating immediately on release of the watchdog timer reset.

The watchdog timer is halted in IDLE1 or STOP mode. The watchdog timer counter continues counting during bus release (when BUSAK goes low).

When the device is in IDLE2 mode, the operation of WDT depends on the WDMOD<I2WDT> setting. Ensure that WDMOD<I2WDT> is set before the device enters IDLE2 mode.

The watchdog timer consists of a 22-stage binary counter which uses the clock ϕ (2/f_{IO}) as the input clock. The binary counter can output 2¹⁵/f_{IO}, 2¹⁷/f_{IO}, 2¹⁹/f_{IO} and 2²¹/f_{IO}.





The runaway detection result can also be connected to the reset pin internally. In this case, the reset time will be between 22 and 29 system clocks (35.2 to 46.4 μ s at fOSCH = 40 MHz) as shown inFigure 3.12.3. After a reset, the fSYS clock is fFPH/2, where fFPH is generated by dividing the high-speed oscillator clock (fOSCH) by sixteen through the clock gear function



Figure 3.12.3 Reset Mode

3.12.3 Control Registers

The watchdog timer (WDT) is controlled by two control registers WDMOD and WDCR.

- (1) Watchdog timer mode register (WDMOD)
 - 1. Setting the detection time for the watchdog timer in <WDTP1:0>

This 2-bit register is used for setting the watchdog timer interrupt time used when detecting runaway.

On a reset this register is initialized to WDMOD < WDTP1:0 > = 00.

The detection time for WDT is 2¹⁵/fSYS [s]. (The number of system clocks is approximately 65, 536.)

2. Watchdog timer enable/disable control register <WDTE>

At reset, the WDMOD<WDTE> is initialized to 1, enabling the watchdog timer. To disable the watchdog timer, it is necessary to set this bit to 0 and to write the disable code (B1H) to the watchdog timer control register (WDCR). This makes it difficult for the watchdog timer to be disabled by runaway.

However, it is possible to return the watchdog timer from the disabled state to the enabled state merely by setting <WDTE> to 1.

3. Watchdog timer out reset connection <RESCR>

This register is used to connect the output of the watchdog timer with the RESET terminal internally. Since WDMOD<RESCR> is initialized to 0 at reset, a reset by the watchdog timer will not be performed.

(2) Watchdog timer control register (WDCR)

This register is used to disable and clear the binary counter for the watchdog timer.

Disable control

The watchdog timer can be disabled by clearing WDMOD<WDTE> to 0 and then writing the disable code (B1H) to the WDCR register.

• Enable control Set WDMOD<WDTE> to 1.

Watchdog timer clear control

To clear the binary counter and cause counting to resume, write the clear code (4EH) to the WDCR register.

WDCR 0 1 0 0 1 1 1 0 Write the clear code (4EH).

Note1: If the disable control, set the disable code (B1H) to WDCR after weirint the clear code (4EH) once. (Please refer to setting example.)

Note2: If the Watchdog timer setting, change setting after setting to disable condition once.




4. Electrical Characteristics

4.1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Power supply voltage	Vcc	-0.5 to 4.0	W
Input voltage	VIN	-0.5 to Vcc + 0.5	V
Output current (1 pin)	IOL	2	$\left(\left(\right) \right) \right)$
Output current (1 pin)	IOH	-2	mA
Output current (Total)	ΣIOL	80	7/
Output current (Total)	ΣΙΟΗ	-80	\bigcirc
Power dissipation (Ta = 85° C)	PD	600	mW
Soldering temperature (10 s)	TSOLDER	260	Y
Storage temperature	TSTG	-65 to 150	°C
Operation temperature	TOPR	-40 to 85	

Note: The absolute maximum ratings are rated values that must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, the device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products that include this device, ensure that no absolute maximum rating value will ever be exceeded.

Solderability of lead-free products

Test condition	Note
(1) Use of Sn-37Pb solder Bath	Pass:
Solder bath temperature =230°C, Dipping time = 5 seconds	solderability rate until forming $\ge 95\%$
The number of times = one, Use of R-type flux	
(2) Use of Sn-3.0Ag-0.5Cu solder bath	
Solder bath temperature =245°C, Dipping time = 5 seconds	
The number of times = one, Use of R-type flux (use of lead-free)	
	 (1) Use of Sn-37Pb solder Bath Solder bath temperature =230°C, Dipping time = 5 seconds The number of times = one, Use of R-type flux (2) Use of Sn-3.0Ag-0.5Cu solder bath Solder bath temperature =245°C, Dipping time = 5 seconds

DC Characteristics (1/2)

 $Vcc=3.3\pm0.3$ V/fc=4 to 40 MHz/Ta=-40 to $85^\circ C$

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Power supply voltage	V _{CC}	fc = 4 to 40 MHz				••••
(DVCC = AVCC)	VCC	$(f_{SYS} = 125 \text{ kHz to } 20 \text{ MHz})$	3.0		3.6	v
(DVSS = AVSS = 0 V)			0.0	~	0.0	-
Input low voltage	VILO					
P00 to P07 (D0 to D7)	· ILU			\geq	0.6	
P10 to P17 (D8 to D15))>	
Input low voltage	V _{IL1}				9	
P40 to P47	121		~ (($7/\wedge$		
P50 to P57				$\langle \bigcirc \rangle$		
P60 to P67						
P76				$\overline{\langle}$	$0.3 \times VCC$	
PD2, PD3			$\overline{}$	2		
PF0, PF3, PF6, PF7			\bigcirc			
PG0 to PG7			0.2		$\mathcal{A}(\mathcal{A})$	\sim
Input low voltage	V _{IL2}	$\overline{\Omega}$	-0.3		5	v
P90 to P92			$\left(\right)$	(O)	
PA0 to PA2, PA7				\sim	$\langle \rangle \rangle$	
PC0, PC1, PC3, PC5, PC6					0.25 × VCC	
PD0, PD1			(C_{\sim}		
PF1, PF2, PF4, PF5			($\leq $)	
RESET, MI			6	$\sum \mathcal{O}$		
Input low voltage	V _{IL3}			(5)	0.3	
AM0, AM1				\mathcal{I}	0.5	
Input low voltage	V _{IL4}				$0.2 \times VCC$	
X1					0.2 × 000	
Input high voltage	V _{IH0}	(())				
P00 to P07 (D0 to D7)			2.0			
P10 to P17 (D8 to D15)						
Input high voltage	VIH1					
P40 to P47	\square					
P50 to P57	$(\sqrt{3})$					
P60 to P67	\square	\sim (7/ \wedge	$0.7 \times VCC$			
P76		$\langle \langle \vee \rangle \rangle$				
PD2, PD3						
PF0, PF3, PF6, PF7	5					
PG0 to PG7	~				VCC + 0.3	V
Input high voltage	V _{IH2}					
P90 to P92	(\geq				
PA0 to PA2, PA7 PC0, PC1, PC3, PC5, PC6	4		0.75 ×			
PC0, PC1, PC3, PC5, PC6 PD0, PD1			VCC			
PD0, PD1 PF1, PF2, PF4, PF5						
RESET, NMI	\mathcal{N}	\mathcal{O}				
Input high voltage	VIH3					
AM0, AM1	VIH3		VCC - 0.3			
Input high voltage	V _{IH4}					
X1	VIH4		$0.8\times \text{VCC}$			
	l	l	1			

DC Characteristics (2/2)

 $Vcc=3.3\pm0.3$ V/fc=4 to 40 MHz/Ta=-40 to 85°C

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Output low voltage	V _{OL}	IOL = 1.6 mA			0.45	V
Output high voltage	V _{OH}	IOH = -400 μA	2.4			v
Input leakage current	ILI	$0.0 \le Vin \le VCC$	~	0.02	5	
Output leakage current	ILO	$0.2 \leq Vin \leq VCC - 0.2$		0.05	10	μA
Power down voltage (at STOP, RAM backup)	VSTOP	$\label{eq:VIL2} \begin{array}{l} VIL2 = 0.2 \times Vcc, \\ VIH2 = 0.8 \times Vcc \end{array}$	1.8	\bigcirc	3.6	V
RESET pull-up resistor	R _{RST}		100			
Programmable pull-up resistor	R _{KH})	400	kΩ
Pin capacitance	C _{IO}	fc = 1 MHz			10	pF
Schmitt width	VTH	P90 to P92 PA0 to PA2, PA7 PC0, PC1, PC3, PC5, PC6 PD0, PD1 PF1, PF2, PF4, PF5 RESET, NMI	0.4	1.0		V
NORMAL	ICC	V _{CC} = 3.6 V, X1 = 40 MHz (Internal 20 MHz)		30	42	
IDLE2 mode	ICC _{IDLE2}		(C	17	25	mA
IDLE1 mode	ICC _{IDLE1}			3	5	
STOP	ICC _{STOP}	Vcc = 3.6 V	(77)	1	100	μA

4.2 **AC Characteristics**

Basis Bus Cycle 4.2.1

Read cycle

rtout					$Vcc = 3.3 \pm 0$	0.3 V/fc = 4 to 40 I	MHz/Ta = -40 to	o 85°C
No.	Paran	neter	Symbol	Min	Max	f _{SYS} = 20 MHz (fc = 40 MHz)	f _{SYS} = 125 kHz (fc = 4 MHz)	Unit
1	OSC period (X1/X2)		tosc	25	250	25	250	ns
2	System clock period (= T)	tCYC	50	8000	50	8000	ns
3	CLKOUT low width		t _{CL}	0.5T – 15			3985	ns
4	CLKOUT high width		tCH	0.5T – 15	Ċ	10	3985	ns
5-1	A0 to A23 valid \rightarrow D0 to	D15 input at 0 waits	t _{AD}		2.0T – 30	70	15970	ns
5-2	A0 to A23 valid \rightarrow D0 to	o D15 input at 1 wait	t _{AD3}		3.0T – 30	120	23970	ns
6-1	$\overline{\text{RD}} \text{ fall} \rightarrow$ D0 to	D15 input at 0 waits	t _{RD}		1.5T – 30	45	11970	ns
6-2	$\overline{\text{RD}} \text{ fall} \rightarrow$ D0 to	o D15 input at 1 wait	t _{RD3}		2.5T – 30	95	19970	ns
7-1	RD low width	at 0 waits	t _{RR}	1.5T – 20	\sim	55	11980	ns
7-2	RD low width	at 1 wait	t _{RR3}	2.5T – 20		105	19980	ns
8	A0 to A23 valid \rightarrow	RD fall	tAR	0.5T-15	(10	3985	ns
9	$\overline{\text{RD}}$ fall \rightarrow	CLKOUT fall	tRK	0.5T – 20)5	3980	ns
10	A0 to A23 valid \rightarrow	D0 to D15 hold	(THA	0	$\langle \rangle$	0	0	ns
11	$\overline{\text{RD}}$ rise \rightarrow	D0 to D15 hold	tHR	0	$\langle \rangle$	0	0	ns
12	WAIT setup time	(TTK	15		15	15	ns
13	WAIT hold time		tĸŦ	5		5	5	ns
Write	e cycle	C						

	(α)			$Vcc = 3.3 \pm$	0.3 V/fc = 4 to 40	MHz/Ta = -40 to	ን 85°C
No.	Parameter	Symbol	Min	Max	f _{SYS} = 20 MHz (fc = 40 MHz)		Unit
1	OSC period (X1/X2)	tosc	25	250	25	250	ns
2	System clock period (= T)	tcyc	50	8000	50	8000	ns
3	CLKOUT low width	to⊾	0.5T – 15		10	3985	ns
4	CLKOUT high width	tсн	0.5T – 15		10	3985	ns
5-1	D0 to D15 valid $\rightarrow \overline{WRxx}$ rise at 0 waits	t _{DW}	1.25T – 35		28	9965	ns
5-2	D0 to D15 valid $\rightarrow \overline{\text{WRxx}}$ rise at 1 wait	t _{DW3}	2.25T – 35		78	17965	ns
6-1	WRxx low width at 0 waits	∕∕ t _{WW}	1.25T – 30		33	9970	ns
6-2	WRxx low width at 1 wait	t _{WW3}	2.25T - 30		83	17970	ns
Z	A0 to A23 valid $\rightarrow \overline{WR}$ fall	t _{AW}	0.5T – 15		10	3985	ns
8	$\overrightarrow{WRxx} \text{ fall } \rightarrow CLKOUT fall$	t _{WK}	0.5T – 20		5	3980	ns
9	$\overline{\text{WRxx}}$ rise \rightarrow A0 to A23 hold	t _{WA}	0.25T – 5		8	1995	ns
10	$\overline{\text{WRxx}}$ rise \rightarrow D0 to D15 hold	t _{WD}	0.25T – 3		10	1997	ns
11	WAIT setup time	tтк	15		15	15	ns
12	WAIT hold time	tкт	5		5	5	ns
13	$\overline{\text{RD}}$ rise \rightarrow D0 to D15 output	t _{RDO}	0.5T – 5		20	3995	ns

AC condition

- Output : High = 0.7Vcc, Low = 0.3Vcc, C_L = 50 pF

• Input : High = 0.9Vcc, Low = 0.1Vcc



(1) Read cycle (0 waits, $fc = f_{OSCH}$, $f_{FPH} = fc/1$)



(2) Write cycle (0 waits, $fc = f_{OSCH}$, $f_{FPH} = fc/1$)

Note: The phase relation between X1 input signal and the other signals is unsettled. The timing chart above is an example. (3) Read cycle (1 wait)



4.2.2 Page ROM Read Cycle

(1) 3-2-2-2 mode

	$Vcc = 3.3 \pm 0.3 V/fc = 4 \text{ to } 40 \text{ MHz/Ta} = -40 \text{ to } 85^{\circ}C$									
No.	Parameter	Symbol	Min	Max	$f_{SYS} =$ 20 MHz (fc = 40 MHz)	f _{SYS} = 125 kHz (fc = 4 MHz)	Unit			
1	System clock period (= T)	tCYC	50	8000	50	8000	ns			
2	A0, A1 \rightarrow D0 to D31 input	t _{AD2}		2.0T – 50	50	15950	ns			
3	A2 to A23 \rightarrow D0 to D31 input	t _{AD3}		3.0T – 50	100	23950	ns			
4	RD falling \rightarrow D0 to D31 input	t _{RD3}		2.5T – 45	(80/	19955	ns			
5	A0 to A23 invalid \rightarrow D0 to D31 hold	t _{HA}	0		0	0	ns			
6	$\overline{\text{RD}}$ rising \rightarrow D0 to D31 hold	t _{HR}	0	(0	0	ns			

tanz

t_{HA}

. ∓2

tAD2

tHA

. +3

t_{AD2}

t_{HA}

AC condition

- Output: High ~=0.7 Vcc, Low = 0.3 Vcc, C_{L} = 50 pF
- Input: High = 0.9 Vcc, Low = 0.1 Vcc



. +0

t_{AD3}

t_{AD3}

CLKOUT

A0 to A23

CS2

 $\overline{\mathsf{RD}}$

D0 to D31



t_{HR}

4.3 AD Conversion Characteristics

Parameter	Symbol	Min	Тур.	Max	Unit
Analog reference voltage (+)	V _{REFH}	VCC - 0.2	VCC	VCC	
Analog reference voltage (-)	V _{REFL}	VSS	VSS	VSS + 0.2	
AD converter power supply voltage	A _{VCC}	VCC	VCC	VCC	V
AD converter power supply ground	A _{VSS}	VSS	VSS <	VSS	
Analog input voltage	A _{VIN}	VREFL		VREFH	
Analog current for analog reference voltage <vrefon> = 1</vrefon>	I _{REF}		1.0	1.2	mA
Analog current for analog reference voltage <vrefon> = 0</vrefon>			0.02	5.0	UA
Total error (Include quantize error of \pm 0.5 LSB)	ET		±1.0	±4.0	LSB

4.4 Event Counter (TA0IN, TB1IN0, and TB1IN1)

Parameter	Symbol	Variable	f _{SYS} = 125 kHz (fc = 4 MHz	z) Unit	
		MIN MAX	MIN MAX	MIN MA	чX
Clock cycle	T _{VCK}	8X + 100	500	64100	ns
Low-level clock width	T _{VCKL}	4X + 40	240	32040	ns
High-level clock width	T _{VCKH}	4X + 40	240	32040	ns

Note: Symbol "x" in the above table means the period of clock "f_{SYS}", it's same period of the system clock "f_{SYS}" for CPU core. The period of f_{SYS} depends on the clock gear setting or changing high-speed oscillator/low-speed oscillator and so on.

 \wedge

4.5 Serial Channel Timing (I/O interface mode)

Note: Symbol "X" in the following table means the period of clock "f_{SYS}", it's same period of the system clock "f_{SYS}" for CPU core. The period of f_{SYS} depends on the clock gear setting or changing high-speed oscillator/low-speed oscillator and so on.

(1) SCLK input r	(1) SCLK input mode									
Parameter	Symbol	Variable	•		s = //Hz) MHz)	f _{SYS} 125 k (fc = 4 N	Hz	Unit		
		Min	Max	Min	Max	Min	Max			
SCLK period	t _{SCY}	16X		0.8		128		μS		
Output data \rightarrow SCLK rising/falling*	toss	t _{SCY} /2 - 4X - 110		90	Jr	31890		ns		
$\begin{array}{ll} SCLK \\ rising/falling^* \end{array} \to Output \ data \ hold \end{array}$	t _{OHS}	$t_{SCY}/2 + 2X + 0$	2	500		80000		ns		
$\begin{array}{ll} SCLK \\ rising/falling^* & \to Input \ data \ hold \end{array}$	tHSR	3X + 10	$\overline{\bigcirc}$	160		24010		ns		
$\begin{array}{ll} \text{SCLK} & \rightarrow \text{Valid data input} \\ \text{rising/falling} & \rightarrow \end{array}$	t _{SRD}		tscy-0	\mathcal{D}	800	Y/	128000	ns		
Valid data input \rightarrow SCLK rising/falling	t _{RDS}	0 (0	Q		/	ns		

(1) SCLK input mode

*) SCLK rinsing/falling edge:

The rising edge is used in SCLK rising mode.

The falling edge is used in SCLK falling mode.

Note: Value of $f_{SYS} = 20$ MHz, 125 kHz is value if $t_{SCY} = 16X$.

(2) SCLK output mode

Parameter	Symbol	Varia	ble	20 1	s = //Hz) MHz)	125	s = kHz MHz)	Unit
		Min	Max	Min	Max	Min	Max	
SCLK period	tscy	16X	8192X	0.8	409.6	128	65536	μS
Output data \rightarrow SCLK rising/fal	ling* toss	t _{SCY} /2 - 40	\sim	360		3960		ns
$\begin{array}{ll} \text{SCLK} \\ \text{rising/falling}^* & \rightarrow \text{Output d} \end{array}$	ata hold tons	t _{SCY} /2-40	Ŋ	360		3960		ns
SCLK \rightarrow Input data rising/falling*	ta hold t _{HSR}			0		0		ns
$\begin{array}{ll} \text{SCLK} & & \rightarrow \text{Valid dat} \\ \text{rising/falling} & & \rightarrow \text{Valid dat} \end{array}$	ta input t _{SRD}		t _{SCY} – 1X – 180		409.4		65528	ns
Valid data input \rightarrow SCLK risi	ng/falling t _{RDS}	1X + 180			230		8180	ns



4.6 Interrupt, Capture

Note: Symbol "X" in the following table means the period of clock "fSYS", it's same period of the system clock "fSYS" for CPU core. The period of fSYS depends on the clock gear setting or changing high-speed oscillator/low-speed oscillator and so on.

(1) $\overline{\text{NMI}}$ and INT0 to INT3 interrupts

Symbol	Varia	able	20	MHz 📿	125	kHz	Unit
AC	Min	Max	Min	Max	Min	Max	
TINTAL	4X + 40		240		32040		ns
TINTAH	4X + 40		240))	32040		115
	TINTAL	Symbol Min T _{INTAL} 4X + 40	Min Max T _{INTAL} 4X + 40	SymbolVariable20 I (fc = 4)MinMaxMin T_{INTAL} 4X + 40240	Symbol (fc = 40 MHz) Min Max Min Max T _{INTAL} 4X + 40 240 240	Variable 20 MHz 125 (fc = 40 MHz) 125 (fc = 40 MHz) Min Max Min Max Min TINTAL 4X + 40 240 32040	Variable 20 MHz 125 kHz Symbol (fc = 40 MHz) (fc = 4 MHz) Min Max Min Max TINTAL 4X + 40 240 32040

(2) INT4 to INT5 interrupts

	INTBL ow Level Pulse Width)	(INT4 to INT5	^t INTBH High Level Pulse Width)		
Variable	f _{SYS} = 20 MHz (fc = 40 MHz)	20 MHz 0 MHz) Variable f _{SYS} = 20 MHz (fc = 40 MHz)			
Min	Min	Min	Min		
8X + 100	500	8X + 100	500	ns	

4.7 Recommended Oscillation Circuit

 $\rm TMP92CM22$ is evaluated by below oscillator vender. When selecting external parts, make use of this information.

- Note 1: Total loads value of oscillation is sum of external (or internal) loads (C1 and C2) and floating loads of actual assemble board. There is a possibility of miss operating using C1 and C2 values in below table. When designing board, it should design minimum length pattern around oscillator. And we recommend that oscillator evaluation try on your actual using board.
- Note 2: When use function of reduced drivability for high-frequency oscillator, must be used at $f_{OSCH} = 4$ to 10 MHz.

X2

г

Figure 4.7.1 High-frequency Oscillator

(1) Example of oscillation connection circuit

X1

C1

92CM22-226

(2) TMP92CM22 recommended ceramic oscillator: Murata Manufacturing Co., Ltd. Following table shows circuit parameter recommended.

	Oscillation		Item of Oscillator	Par	ameter	of Elem	ents	Running (Condition
IC Name	Frequency [MHz]	Туре			C2 [pF]	Rf [Ω]	Rd [Ω]	Voltage of Power [V]	Tc [°C]
	4.000	SMD	CSTCR4M00G55-R0 (New and old is same product No.)	(39)	(39)	Open			
		Lead	CSTLS4M00G56-B0 (CSTS0400MG06)	(47)	(47)	Open	0		
	6.000	SMD	CSTCR6M00G55-R0 (New and old is same product No.)	(39)	(39)	Open	0		
		Lead	CSTLS6M00G56-B0 (CSTS0600MG06)	(47)	(47)	Open	0		
TMP92CM22FG	10.000	SMD	CSTCE10M0G55-R0 (New and old is same product No.)	(33)	(10)	Open	0	3.0 to 3.6	-40 to +85
		Lead	CSTLS10M0G53-B0 (CSTS1000MG03)	(15)	(15)	Open		\mathcal{C}	
	20.000	SMD (New)	CSTCG20M0V51-R0 (New and old is same product No.)	(6)	(15)	Open	o		
		SMD	CSCTW20M0X51-R0 (CSTCW2000MX01)	(5)	(5)	Open	\int_{0}^{0}		
	36.000	SMD	CSTCW36M0X51-R0 (CSTCW3600MX01)	(6)	(6)	15 k	0		
	40.000	2-pin SMD	CSACW40M0X51-R0) (CSACW4000MX01)	3	3	15 k	0		

Note 1 : "()" of C1 and C2 are built in condenser type.

Note 2 : The product numbers and specifications of the resonators by Murata Manufacturing Co., Ltd. are subject to change. For up-to-date information, please refer to the following URL:

 \sim

http://www.murata.co.jp

5. Table of Special Function Registers (SFRs)

The SFRs include the I/O ports and peripheral control registers allocated to the 8 Kbytes address space from 000000H to 001FFFH.

(1) I/O port

(2) Interrupt controller	
(3) DMA controller	
(4) Memory controller	
(5) Clock gear/PLL	
(6) 8-bit timer	\sim (7/5)
(7) 16-bit timer	
(8) UART/SIO	$\langle () \rangle$
(9) I ² C bus/SIO	
(10) 10-bit ADC	$\langle \langle \rangle \rangle = \langle \langle \rangle \rangle$
(11) WDT	
Table layout	
Symbol Name	Address 7 6 1 0
	Bit symbol Read/Write
	hitial value after reset
	Remarks

Note: "Prohibit RMW" in the table means that you cannot use RMW instructions on these register.

Example: When setting bit0 only of the register PxCR, the instruction "SET 0, (PxCR)" cannot be used. The LD (Transfer) instruction must be used to write all eight bits.

Read/Write

R/W: Both read and write are possible.

R: Only read is possible.

W: Only write is possible.

W*: Both read and write are possible (when this bit is read as 1).

Prohibit RMW: Read-modify-write instructions are prohibited. (The EX, ADD,

ADC, BUS, SBC, INC, DEC, AND, OR, XOR, STCF, RES, SET, CHG, TSET, RLC, RRC, RL, RR, SLA, SRA, SLL, SRL, RLD, and RRD instruction are read-modify-write instructions.)

R/W∗:

Read-modify-write is prohibited when controlling the pull-up resistor.

ddress	Name	Address	Name	Address	Name	Address	Name
0000H		0010H	P4	0020H	P8	0030H	PC
1H		1H		1H		1H	
2H		2H	P4CR	2H		2H	PCCR
ЗH		3H	P4FC	3H	P8FC	ЗН	PCFC
4H	P1	4H	P5	4H	P9	4H	PD
5H		5H		5H	P9ODE	5H	
6H			P5CR	6H	P9CRP	6H	
7H	P1FC	7H	P5FC	7H	9FC)) 7H	PDFC
8H		8H	P6	8H	PA	8Н	
9H		9H		9H	(()	9H	
AH			P6CR	AH		ĂΗ AH	
BH			P6FC	BH		BH	
СН		СН	P7	CH	$\langle \langle \rangle \rangle$	દમ	PF
DH		DH		DH		DH	
EH		EH	P7CR	(ĘA)		EH	
сu		EU	DZEC				
FH	Name	FH	P7FC			FH.	PEFC
FH	Name	FH	P7FC				PFFC
		FH	P7FC				
Address 0040H 1H		FH	P7FC				PFFC
Address 0040H 1H 2H		FH	P7FC				
Address 0040H 1H 2H 3H		FH	P7FC				
Address 0040H 1H 2H 3H 4H		FH	P7FC				PFFC
Address 0040H 1H 2H 3H 4H 5H		FH	P7FC				PFFC
Address 0040H 1H 2H 3H 4H 5H 6H		FH	P7FC				PFFC
Address 0040H 1H 2H 3H 4H 5H 6H 7H		FH	P7FC				
Address 0040H 1H 2H 3H 4H 5H 6H 7H 8H		FH	P7FC				PFFC
Address 0040H 1H 2H 3H 4H 5H 6H 7H 8H 9H		FH	P7FC				PFFC
Address 0040H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH		FH	P7FC				PFFC
Address 0040H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH BH		FH	P7FC				PFFC
Address 0040H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH BH CH		FH	P7FC				PFFC
Address 0040H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH 8H CH DH		FH	P7FC				PFFC
Address 0040H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH BH CH		FH	P7FC				PFFC

Table 5.1 I/O Register Address Map

Note: Do not access un-named addresses.

[2] Interrupt controller [3] DMA controller Address Address Address Name Address Name Name Name 00D0H INTE12 00E0H INTE45 00F0H INTE0AD 0100H DMA0V DMA1V 1H INTE3 1H INTETB1 1H INTETC01 1H 2H INTETBO1 INTETC23 2H DMA2V 2H 2H DMA3V 3H ЗH INTESB0 ЗH INTETC45 ЗH 4H INTETA01 4H 4H INTETC67 4H DMA4V 5H DMA5V 5H INTETA23 5H 5H SIMC IIMC 6H DMA6V 6H 6H 6H 7H 7H 7H INTWDT π⁄ DMA7V **INTETB0** INTCLR DMAB 8H 8H 8H 8H 9H DMAR 9H 9H 9H **INTETBO0** IIMC2 Reserved AH AH AH AH BΗ INTES0 BΗ BΗ BΗ СН INTES1 СН СН СН DH DH DH DH INTEP0 EΗ EΗ EΗ £Н FH FH FĦ FH \bigcirc [5] Clock gear/PLL [4] Memory controller Address Address Address Address Name Name Name Name 0140H **B0CSL** 0150H 0160H 10E0H SYSCR0 **B0CSH** 1H 1H SYSCR1 1H 1H MAMR0 2H 2H 2Ĥ 2H SYSCR2 ЗH MSAR0 ЗH ЗH 3H EMCCR0 4H B1CSL 4H EMCCR1 4H 4H B1CSH 5H 5H EMCCR2 5H 5H 6H MAMR1 6H 6H PMEMCR 6H Reserved 7H MSAR1 7H 7H 7H 8H B2CSL BEXCSL PLLCR 8H 8H 8H B2CSH BEXCSH 9H 9H 9H 9H Reserved AH MAMR2 ≤ан AH AH MSAR2 BH BH BН BН **B3CSL** СН ĆН СН СН DH **B3CSH** DH DH DH ΕH MAMR3 EΗ EΗ EΗ FH MSAR3 FH FH FH



(1) I/O port (1/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
Symbol	Name	Address				-			-	
P1	Port 1	0004H	P17	P16	P15	P14	P13 /W	P12	P11	P10
ΓI	FULLI	000411		Data f	rom external		it latch regist	er is cleared	to "0")	
			P47	P46	P45	P44	P43		P41	P40
P4	Port 4	0010H	147	140	145		/W	1 42	141	140
				Data f	rom external		it latch regist	er is cleared	to "0")	
			P57	P56	P55	P54	P53	P52	P51	P50
P5	Port 5	0014H					/W			
				Data f	rom external	l port (Outpu	t latch regist	er is cleared	to "0")	
			P67	P66	P65	P64	P63	P62	P61	P60
P6	Port 6	0018H		1		R	M (>		
				Data f	rom external	l port (Outpu	t latch regist	er is cleared	to "0")	
				P76	P75	P74	P73	P72	P71	P70
						61	R/W	2	$\langle \rangle \rangle$	
P7	Port 7	001CH	\backslash	Data from			$\langle \rangle$	A		
17	10117	001011	\backslash	external port (Output latch	1			, (O)		1
				register is						1
				cleared to "0")				\sim	9	
					H A		P83 ((P82	P81	P80
P8	Port 8	0020H						R/	W	n
					\frown		(17)	0	1	1
) P92	P91	P90
P9	Port 9	0024H				\mathcal{A}	\sim	~	R/W	
									from externa ch register is	
			PA7	$\left(\begin{array}{c} \\ \\ \end{array} \right)$	\succ		\sim	PA2	PA1	PA0
			R	\sim				1712	R	1710
PA	Port A	0028H	Data from							
			external	\mathbb{P}_{X}		\rightarrow		Data	from externa	al port
			port							
			\mathcal{A}	PC6	PC5		PC3		PC1	PC0
				R	<u>/w((// </u>		R/W		R	W
PC	Port C	0030H	\checkmark	Data from	n external	\land	Data from external port	\mathbf{n}	Data fron	n external
				port (Ou	tput latch		(Output latch		port (Out	put latch
			\sim \setminus	register is	set to "1")		register is		register is	set to "1")
	$\overline{\langle}$	2	$\overline{}$				set to "1") PD3	PD2	PD1	PD0
		\bigtriangledown					FD3	2 		FDU
PD	Port D	0034H	\bigvee	\mathbb{K}^{-}	$\langle \rangle$				external port	
\langle))					(Out	put latch reg		o "1")
		6	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0
PF	Port F	003CH	$\sqrt{\nabla}$	<u> </u>		R	/W			
		2	\sim	Data	a from exterr	nal port (Out	put latch regi	ster is set to	"1")	
	\searrow		PG7	PG6	PG5	PG4	PG3	PG2	PG1	PG0
PG	Port G	0040H					R			
						Data from e	external port			

I/O port (2/3)

	port (2/3)	, ,		1	1		1			1
Symbol	Name	Address	7	6	5	4	3	2	1	0
	Port 1	0006H	P17C	P16C	P15C	P14C	P13C	P12C	P11C	P10C
P1CR	control	(Prohibit				<u>۱</u>	N			
1 TOIL	register	RMW)	0	0	0	0	0	0	0	0
	- 9 - 1		_	~	~	0: Input	1: Output	\sim		1
										P1F
	Port 1	0007H						\square		W
P1FC	function	(Prohibit						\square		0/1
	register	RMW)					~ (C	7/~		0: Port
							$\langle \langle \langle \rangle$	\bigcirc		1: Data bus (D8 to D15)
			P47C	P46C	P45C	P44C	P43C	P42C	P41C	P40C
	Port 4	0012H	1470	1400	1450		W ()	1420	1410	1400
P4CR	control	(Prohibit	0	0	0	0		0	0	0
	register	RMW)	•	Ū	Ŭ		1: Output			
			P47F	P46F	P45F	P44F	P43F	P42F	P41F	P40F
5450	Port 4	0013H				0	V .	6		
P4FC	function	(Prohibit RMW)	1	1	1		1		(n)	1
	register				0: P	ort 1: Addre	ss bus (A0 to	5 A7)	10/	1
	Dent C	004011	P57C	P56C	P55C	P54C	P53C	P52C	P51C	P50C
P5CR	Port 5 control	0016H (Prohibit			20	> 1	N C	\sim		
TJOR	register	RMW)	0	0	0	0	0	~ 0	0	0
	. og.oto.				1(>>	0: Input	1: Output	5)		
	Port 5	0017H	P57F	P56F	P55F	P54F	P53E	P52F	P51F	P50F
P5FC	function	(Prohibit					N	i	1	
	register	RMW)	1		<u> </u>	<u> </u>	1/	1	1	1
	-					ort 1: Addres		,	1	
	Port 6	001AH	P67C	P66C	P65C	P64C	P63C	P62C	P61C	P60C
P6CR	control	(Prohibit	(\rightarrow			N			
	register	RMW)	0	0	0		0	0	0	0
		\frown	P67F	P66F	P65F	P64F	1: Output P63F	P62F	P61F	P60F
	Port 6	001BH	FOLF	POOF		A	V POSF	P02F	POIF	POUF
P6FC	function	(Prohibit				1	1	1	1	1
	register	RMW)	1°		0: Po	rt 1: Addres				L '
			\rightarrow	P76C				,		
	Port	🔿 001EH	$\overline{}$	W	\sim	\sim				\sim
P7CR	control	(Prohibit		~ 0	\swarrow	\sim	\sim	\sim	\sim	\sim
	register	RMW)	^	0: Input		\uparrow				
~		γ	<	1: Output						
\langle	$\frac{1}{2}$		\mathcal{A}	P76F	P75F	P74F	P73F	P72F	P71F	P70F
	Port 7	001FH	\mathcal{A}		•	·	W	•		•
P7FC	function	(Prohibit		0	0	0	0	0	0	1
	register	RMW) <	\sim	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port
	\sim		~	1: WAIT	1: R/ W	1: CLKOUT	1: Don't set.		1: WRLL	1: RD
	Dort 9	000011	>			\vdash	P83F	P82F	P81F	P80F
P8FC	Port 8 control	0023H (Prohibit	\sim			\leftarrow		V	1	
	register	(Prohibit RMW)		\vdash	\vdash	\vdash	0 0: Dort	0 O: Dort	0 0: Dort	0 0: Dort
	109.000	, ,					0: Port 1: CS3	0: Port 1: CS2	0: Port 1: CS1	0: Port 1: CS0
								002		1. 000

Symbol	Name	Address	7	6	5	4	3	2	1	0
e je e .			\sim	, 	, 			- P92C	P91C	P90C
	Port 9	0026H					\sim	1 020	W	1000
P9CR	control	(Prohibit RMW)		\sim	\sim	\sim	\sim	0	0	0
	register	(XIVIVV)						0 :	Input 1: Ou	
			/	/	/	/		P92F	P91F	P90F
			//	\sim	\sim	\sim	\sim	()	W	
	Port 9	0027H		\sim	\square	\sim		()	0	0
P9FC	function	(Prohibit					6	0: Port, SI	0: Port	0: Port, SCK
	register	RMW)					$\langle \langle \rangle$	1: SCL	1: SO, SDA	input
							\geq	Note		1: SCK output
								\geq		Note
							\sim	P92ODE	P910DE	
	Port 9	0025H	\backslash	\sim	\sim	\sim			V	\backslash
P9ODE	ODE	(Prohibit	/	\sim	\sim	\sim	\sim	0 🔨		\sim
	register	RMW)				$(\overline{\Omega})$	$\langle \rangle$	1: Open	1: Open	
-) (drain	drain	
				PC6C	PC5C	\sim	PC3C	L Z	PC1C	PC0C
DOOD	Port C	0032H			V(W			N
PCCR	control register	(Prohibit RMW)		0	0	\rightarrow	0		0	0
	register			0: Input 1: Output			0: Input 1: Output	\mathbb{Z}	0: Input 1: Output	
				PC6F	PC5F	\langle	PC3F		PC1F	PC0F
					V V	\sim	W			N N
DOFO	Port C	0033H		0	0	\checkmark	1		0	0
PCFC	function register	(Prohibit RMW)		0: Port	0: Port	\sim	0: Port		0: Port	0: Port
	rogiotor	,		1: INT3)	1: INT2		1: INTO		1: INT1	1: TA0IN
			6	TBOOUTO	TA3OUT		\sim		TA1OUT	
			+				PD3C	PD2C	PD1C	PD0C
PDCR	Port D	0036H (Prohibit		\sum					N	
PDCR	control register	(Prohibit RMW)	-(7/4		4		0	0	0	0
	register				\square		0: Input 1: Output	0: Input 1: Output	0: Input 1: Output	0: Input 1: Output
		$\langle \langle \rangle$		\frown			PD3F	PD2F	PD1F	PD0F
						\sim	1 0 31		N	T DOI
	Port D	0037H		$\langle -$			0	0	0	0
PDFC	function register	(Prohibit	~ `	\sim			0: Port	0: Port	0: Port	0: Port
	register	Κ,			\bigcirc		1: TB1OUT1	1: TB1OUT0	1: TB0IN1	1: TB0IN0
	\sim	\searrow		(7					INT5 input	
~	Port F	003EH	PF7C <	PF6C	PF5C	PF4C	PF3C	PF2C	PF1C	PF0C
PFCR	control	(Prohibit		\rightarrow	i	i	N	i	i	,
	register	RMW)	> 0	0	0	0	0	0	0	0
1				~/	DE	0: Input	1: Output	DESE		0545
		4		-	PF5F		PF3F	PF2F		PF0F
	Port F	003FH	\sim	W	0			v o		W
PFFC	function	(Prohibit	0	0	0 0: Port	\vdash	0 0: Port	0 0: Port	\vdash	0 0: Port
	register	RMW)	Always write "0".	Always write "0".	0: Port 1: SCLK1		0: Port 1: TXD1	1: SCLK0		0: Port 1: TXD0
					output			output		1. 17.00
		1			Julpur	1	L	Jacpar	1	

I/O port (3/3)

Note: When using SI and SCK input function, set P9FC<P92F,P90F> to "0" (Function setting).

(2) Interrupt control (1/2)

a			_		_		-			
Symbol	Name	Address	7	6	5	4	3	2	1	0
				IN	T2			IN	T1	
			I2C	I2M2	I2M1	I2M0	I1C	I1M2	I1M1	I1M0
INTE12	INT1 & INT2 enable	00D0H	R		R/W		R		R/W	
	enable		0	0	0	0	0	0	0	0
			1: INT2	Inter	rupt request	level.	1: INT1	Inter	rupt request	level
				-	_				T3	
			_	_	- 1	_	I3C	I3M2	I3M1	I3M0
INTE3	INT3	00D1H	_		_	_	R	(())	R/W	
	enable		0	0	0	0	0	0	0	0
			-	-	write "0".	-	1: INT3		rupt request	-
				-	(TMRA1)	-		7 1 1	(TMRA0)	
	INTTA0 &		ITA1C	ITA1M2	ITA1M1	ITA1M0	JTAOC	TA0M2	ITA0M1	ITA0M0
INTETA01	INTTA0 Q	00D4H	R	TIATIWIZ	R/W	ITAIWo	R		R/W	ПАОМО
	enable	000 111	0	0	0	0		0	0	0
	Chabic		1: INTTA1		rrupt request		1: INTTAO	-	rupt request	-
			1. INTTAT		<u> </u>	level	1. INTTAU			level
					(TMRA3)		ITAOC		(TMRA2)	
	INTTA2 &	000511	ITA3C	ITA3M2	ITA3M1	ITA3M0	ITA2C	ITA2M2	ITA2M1	ITA2M0
INTETA23	INTTA3	00D5H	R		R/W	$-(\alpha)$	∕ R		R/W	
	enable		0	0	0	0	0	<u> </u>	0	0
			1: INTTA3		rrupt request	level	1: INTTA2		rupt request	level
					(TMRB0)			INTTEO		
	INTTB00 &		ITB1C	ITB1M2	ITB1M1	ITB1M0	ITB0C	TB0M2	ITB0M1	ITB0M0
INTETB01	INTTB01	00D8H	R		R/W		R (($\langle \rangle$	R/W	
	enable		0	0	0	~ 0	0	/	0	0
			1: INTTB1	Inte	rrupt request	level	1: INTTBO	Inter	rupt request	level
					$\frac{1}{\sqrt{2}}$) INTTBO0	(TMRB0)	
	INTTBO0		-	-7(/_	f (ITBOOC	TBO0M2	ITBO0M1	ITBO0M0
INTETBO0	(Overflow)	00DAH	R		R/W		R		R/W	
	enable		0	0	0	0	0	0	0	
				Always	write "0".		1: INTTBO0	Inter	rupt request	level
				TML/	TX0		\sim	INT	RX0	
	INTRX0 &		ITX0C	TTX0M2	ITX0M1	/TX0M0	IRX0C	IRX0M2	IRX0M1	IRX0M0
INTES0	INTTX0	00DBH	R (($\langle \rangle$	R/W	//	R		R/W	
	enable		0		0 (0	0	0	<u> </u>	0
	enable		0	Ø			0	0	0	
	enable		1:/INTTX0	-	-		-	ů.	-	-
	enable	(Inter	rrupt request		1: INTRX0	Inter	rupt request	-
			1:/INTTX0	Inter	rrupt request	level	1: INTRX0	Inter INT	rupt request RX1	level
INTES1	INTRX1 &	00DCH	1/INTTX0 ITX1C	Inter	TX1		1: INTRX0 IRX1C	Inter	rupt request RX1 IRX1M1	-
INTES1	INTRX1 & INTTX1	00DCH	1; INTTX0 ITX1C R	Inter INT ITX1M2	TX1 TX1 ITX1M1 R/W	IEVEI	1: INTRX0 IRX1C R	Inter INT IRX1M2	RX1 IRX1M1 R/W	level
INTES1	INTRX1 &	00DCH	1; INTTX0 ITX1C R 0	Intel INT ITX1M2	TX1 ITX1M1 R/W 0	ITX1M0	1: INTRX0 IRX1C R 0	Inter INT IRX1M2	RX1 IRX1M1 R/W 0	IRX1M0
INTES1	INTRX1 & INTTX1	00DCH	1; INTTX0 ITX1C R	Inter INT ITX1M2 0 Inter	TX1 TX1 ITX1M1 R/W 0 rrupt request	ITX1M0	1: INTRX0 IRX1C R	Inter INT IRX1M2 0 Inter	rrupt request RX1 IRX1M1 R/W 0 rrupt request	IRX1M0
	INTRX1 & INTTX1 enable		1;/INTTX0 ITX1C R 0 1: INTTX1	Inter INT ITX1M2 0 Inter IN	TX1 TX1 ITX1M1 R/W 0 rrupt request T5	ITX1M0	1: INTRX0 IRX1C R 0 1: INTRX1	Inter INT IRX1M2 0 Inter IN	rrupt request RX1 IRX1M1 R/W 0 rrupt request T4	IRX1M0 0 level
	INTRX1 & INTTX1 enable INT4 & INT5		1;/INTTX0 ITX1C R 0 1: INTTX1 I5C	Inter INT ITX1M2 0 Inter	TX1 TX1 ITX1M1 R/W 0 rrupt request T5 I5M1	ITX1M0	1: INTRX0 IRX1C R 0 1: INTRX1 I4C	Inter INT IRX1M2 0 Inter	rupt request RX1 IRX1M1 R/W 0 rupt request T4 I4M1	IRX1M0
	INTRX1 & INTTX1 enable		1;/INTTX0 ITX1C R 0 1: INTTX1 I5C R	Inter INT ITX1M2 0 Inter IN I5M2	TX1 TX1 ITX1M1 R/W 0 Trupt request T5 I5M1 R/W	ITX1M0 0 level 15M0	1: INTRX0 IRX1C R 0 1: INTRX1 I4C R	Inter INT IRX1M2 0 Inter IN I4M2	rupt request RX1 IRX1M1 R/W 0 rupt request T4 I4M1 R/W	IRX1M0 IRX1M0 Ievel I4M0
	INTRX1 & INTTX1 enable INT4 & INT5		1;/INTTX0 ITX1C R 0 1: INTTX1 I5C R 0	Inter INT ITX1M2 0 Inter IN ISM2 0	TX1 TX1M1 R/W 0 Trupt request T5 I5M1 R/W 0	IEVEI ITX1M0 0 Ievel I5M0 0	1: INTRX0 IRX1C R 0 1: INTRX1 I4C R 0	Inter INT IRX1M2 0 Inter IN I4M2 0	rrupt request RX1 IRX1M1 R/W 0 rrupt request T4 I4M1 R/W 0	IRX1M0 IRX1M0 Ievel I4M0 0
	INTRX1 & INTTX1 enable INT4 & INT5		1;/INTTX0 ITX1C R 0 1: INTTX1 I5C R	Inter ITX1M2 0 Inter ISM2 0 Inter	TX1 ITX1M1 R/W 0 Trupt request T5 I5M1 R/W 0 rrupt request	IEVEI ITX1M0 0 Ievel I5M0 0	1: INTRX0 IRX1C R 0 1: INTRX1 I4C R	Inter INT IRX1M2 0 Inter IN I4M2 0 Inter	rupt request RX1 IRX1M1 R/W 0 rupt request T4 I4M1 R/W 0 rupt request	IRX1M0 IRX1M0 Ievel I4M0 0
	INTRX1 & INTTX1 enable INT4 & INT5 enable		1/INTTX0 ITX1C R 0 1: INTTX1 I5C R 0 1: INT5	Inter ITX1M2 0 Inter ISM2 0 Inter INTTB11	TX1 TX1 ITX1M1 R/W 0 TTUDT request T5 I5M1 R/W 0 Trupt request (TMRB1)	IEVEI ITX1M0 0 Ievel I5M0 0 Ievel	1: INTRX0 IRX1C R 0 1: INTRX1 I4C R 0 1: INT4	Inter INT IRX1M2 0 Inter IN I4M2 0 Inter INTTB10	rupt request RX1 IRX1M1 R/W 0 rupt request T4 I4M1 R/W 0 rupt request (TMRB1)	IRX1M0 IRX1M0 Ievel I4M0 Ievel
INTE45	INTRX1 & INTTX1 enable INT4 & INT5 enable	00E0H	1;/INTTX0 ITX1C R 0 1: INTTX1 I5C R 0 1: INT5 ITB11C	Inter ITX1M2 0 Inter ISM2 0 Inter	TX1 TX1 ITX1M1 R/W 0 Trupt request T5 I5M1 R/W 0 Trupt request (TMRB1) ITB11M1	IEVEI ITX1M0 0 Ievel I5M0 0	1: INTRX0 IRX1C R 0 1: INTRX1 I4C R 0 1: INT4 ITB10C	Inter INT IRX1M2 0 Inter IN I4M2 0 Inter	rupt request RX1 IRX1M1 R/W 0 rupt request I4M1 R/W 0 rupt request (TMRB1) ITB10M1	IRX1M0 IRX1M0 Ievel I4M0 0
	INTRX1 & INTTX1 enable INT4 & INT5 enable INTB10 & INTB11		1;/INTTX0 ITX1C R 0 1: INTTX1 I5C R 0 1: INT5 ITB11C R	Inter ITX1M2 0 Inter 15M2 0 Inter INTTB11 ITB11M2	TX1 TX1 R/W 0 TTDT request T5 I5M1 R/W 0 Trupt request (TMRB1) ITB11M1 R/W	IITX1M0 0 Ievel 15M0 0 Ievel ITB11M0	1: INTRX0 IRX1C R 0 1: INTRX1 I4C R 0 1: INT4 ITB10C R	Inter IRX1M2 0 Inter IN I4M2 0 Inter INTTB10 ITB10M2	rupt request RX1 IRX1M1 R/W 0 rupt request T4 I4M1 R/W 0 rupt request (TMRB1) ITB10M1 R/W	IRX1M0 IRX1M0 Ievel I4M0 Ievel ITB10M0
INTE45	INTRX1 & INTTX1 enable INT4 & INT5 enable	00E0H	1,/INTTX0 ITX1C R 0 1: INTTX1 I5C R 0 1: INTT5 ITB11C R 0	Inter ITX1M2 0 Inter 15M2 0 Inter INTTB11 ITB11M2 0	TX1 TX1 ITX1M1 R/W 0 Trupt request T5 I5M1 R/W 0 Trupt request (TMRB1) ITB11M1 R/W 0	ITX1M0 0 Ievel I5M0 0 Ievel ITB11M0 0	1: INTRX0 IRX1C R 0 1: INTRX1 I4C R 0 1: INTA ITB10C R 0	Inter IRX1M2 0 Inter IN I4M2 0 Inter INTTB10 ITB10M2 0	rupt request RX1 IRX1M1 R/W 0 rupt request T4 I4M1 R/W 0 rupt request (TMRB1) ITB10M1 R/W 0	IRX1M0 IRX1M0 Ievel I4M0 Ievel ITB10M0 0
INTE45	INTRX1 & INTTX1 enable INT4 & INT5 enable INTB10 & INTB11	00E0H	1;/INTTX0 ITX1C R 0 1: INTTX1 I5C R 0 1: INT5 ITB11C R	Inter ITX1M2 0 Inter 15M2 0 Inter INTTB11 ITB11M2 0	TX1 TX1 R/W 0 TTDT request T5 I5M1 R/W 0 Trupt request (TMRB1) ITB11M1 R/W	ITX1M0 0 Ievel I5M0 0 Ievel ITB11M0 0	1: INTRX0 IRX1C R 0 1: INTRX1 I4C R 0 1: INT4 ITB10C R	Inter IRX1M2 0 Inter IN I4M2 0 Inter INTTB10 ITB10M2 0 Inter	rupt request RX1 IRX1M1 R/W 0 rupt request I4M1 R/W 0 rupt request (TMRB1) ITB10M1 R/W 0 rupt request	IRX1M0 IRX1M0 Ievel I4M0 Ievel ITB10M0 0
INTE45	INTRX1 & INTTX1 enable INT4 & INT5 enable INTB10 & INTB11 enable	00E0H	1,/INTTX0 ITX1C R 0 1: INTTX1 I5C R 0 1: INTT5 ITB11C R 0	Inter ITX1M2 0 Inter 15M2 0 Inter INTTB11 ITB11M2 0	TX1 TX1 ITX1M1 R/W 0 Trupt request T5 I5M1 R/W 0 Trupt request (TMRB1) ITB11M1 R/W 0	ITX1M0 0 Ievel I5M0 0 Ievel ITB11M0 0	1: INTRX0 IRX1C R 0 1: INTRX1 I4C R 0 1: INT4 ITB10C R 0 1: INTTB10	Inter IRX1M2 0 Inter IN I4M2 0 INTTB10 ITB10M2 0 INTTB01	rupt request RX1 IRX1M1 R/W 0 rupt request T4 I4M1 R/W 0 rupt request (TMRB1) ITB10M1 R/W 0 rupt request (TMRB1)	IRX1M0 IRX1M0 0 Ievel I4M0 0 Ievel ITB10M0 0 Ievel
INTE45	INTRX1 & INTTX1 enable INT4 & INT5 enable INTB10 & INTB10 & INTB11 enable	00E0H 00E1H	1,/INTTX0 ITX1C R 0 1: INTTX1 I5C R 0 1: INT5 ITB11C R 0 1: INT511	Inter INT ITX1M2 0 Inter ISM2 0 INTTB11 ITB11M2 0 Inter	TX1 TX1 R/W 0 rrupt request T5 I5M1 R/W 0 rrupt request (TMRB1) ITB11M1 R/W 0 rrupt request	ITX1M0 0 Ievel I5M0 0 Ievel ITB11M0 0 Ievel -	1: INTRX0 IRX1C R 0 1: INTRX1 I4C R 0 1: INT4 ITB10C R 0 1: INTTB10 ITB01C	Inter IRX1M2 0 Inter IN I4M2 0 Inter INTTB10 ITB10M2 0 Inter	rupt request RX1 IRX1M1 R/W 0 rupt request T4 I4M1 R/W 0 rupt request (TMRB1) ITB10M1 R/W 0 rupt request (TMRB1) ITBO1M1	IRX1M0 IRX1M0 Ievel I4M0 Ievel ITB10M0 0
INTE45	INTRX1 & INTTX1 enable INT4 & INT5 enable INTB10 & INTB10 & INTTB11 enable INTTB01 (Overflow)	00E0H	1,/INTTX0 ITX1C R 0 1: INTTX1 I5C R 0 1: INTT5 ITB11C R 0	Inter INT ITX1M2 0 Inter ISM2 0 Inter INTTB11 ITB11M2 0 Inter INTTB11 ITB11M2	TX1 TX1 R/W 0 Trupt request T5 I5M1 R/W 0 Trupt request (TMRB1) ITB11M1 R/W 0 Trupt request - -	ITX1M0 0 Ievel I5M0 0 Ievel ITB11M0 0	1: INTRX0 IRX1C R 0 1: INTRX1 I4C R 0 1: INTA ITB10C R 0 1: INTTB10 ITB01C R	Inter IRX1M2 0 Inter INT I4M2 0 Inter INTTB10 ITB10M2 0 INTTB01 ITB01M2	rupt request RX1 IRX1M1 R/W 0 rupt request T4 I4M1 R/W 0 rupt request (TMRB1) ITB10M1 R/W 0 rupt request (TMRB1) ITB01M1 R/W	IRX1M0 IRX1M0 Ievel I4M0 0 Ievel ITB10M0 Ievel ITB01M0
INTE45	INTRX1 & INTTX1 enable INT4 & INT5 enable INTB10 & INTB10 & INTB11 enable	00E0H 00E1H	1,/INTTX0 ITX1C R 0 1: INTTX1 I5C R 0 1: INT5 ITB11C R 0 1: INT511	Inter INT ITX1M2 0 Inter ISM2 0 Inter INTTB11 ITB11M2 0 Inter INTTB11 ITB11M2	TX1 TX1 R/W 0 rrupt request T5 I5M1 R/W 0 rrupt request (TMRB1) ITB11M1 R/W 0 rrupt request	ITX1M0 0 Ievel I5M0 0 Ievel ITB11M0 0 Ievel -	1: INTRX0 IRX1C R 0 1: INTRX1 I4C R 0 1: INT4 ITB10C R 0 1: INTTB10 ITB01C	Inter IRX1M2 0 Inter IN I4M2 0 INTTB10 ITB10M2 0 INTTB01	rupt request RX1 IRX1M1 R/W 0 rupt request T4 I4M1 R/W 0 rupt request (TMRB1) ITB10M1 R/W 0 rupt request (TMRB1) ITBO1M1	IRX1M0 IRX1M0 0 Ievel I4M0 0 Ievel ITB10M0 0 Ievel
INTE45	INTRX1 & INTTX1 enable INT4 & INT5 enable INTB10 & INTB10 & INTTB11 enable INTTB01 (Overflow)	00E0H 00E1H	1,/INTTX0 ITX1C R 0 1: INTTX1 I5C R 0 1: INT5 ITB11C R 0 1: INT511	Inter INT ITX1M2 0 Inter ISM2 0 Inter INTTB11 ITB11M2 0 Inter INTTB11 ITB11M2	TX1 TX1 R/W 0 Trupt request T5 I5M1 R/W 0 Trupt request (TMRB1) ITB11M1 R/W 0 Trupt request - -	ITX1M0 0 Ievel I5M0 0 Ievel ITB11M0 0 Ievel -	1: INTRX0 IRX1C R 0 1: INTRX1 I4C R 0 1: INTA ITB10C R 0 1: INTTB10 ITB01C R	Inter IRX1M2 0 Inter INT I4M2 0 Inter INTTB10 ITB10M2 0 INTTB01 ITB01M2	rupt request RX1 IRX1M1 R/W 0 rupt request T4 I4M1 R/W 0 rupt request (TMRB1) ITB10M1 R/W 0 rupt request (TMRB1) ITB01M1 R/W 0	IRX1M0 IRX1M0 Ievel I4M0 0 Ievel ITB10M0 Ievel ITB01M0
INTE45	INTRX1 & INTTX1 enable INT4 & INT5 enable INTB10 & INTB10 & INTB11 enable INTTB01 (Overflow) enable	00E0H 00E1H	1,/INTTX0 ITX1C R 0 1: INTTX1 I5C R 0 1: INT5 ITB11C R 0 1: INT511	Inter INT ITX1M2 0 Inter ISM2 0 Inter INTTB11 ITB11M2 0 Inter INTTB11 ITB11M2	TX1 TX1 R/W 0 Trupt request T5 I5M1 R/W 0 Trupt request (TMRB1) ITB11M1 R/W 0 Trupt request - -	ITX1M0 0 Ievel I5M0 0 Ievel ITB11M0 0 Ievel -	1: INTRX0 IRX1C R 0 1: INTRX1 I4C R 0 1: INTA ITB10C R 0 1: INTTB10 ITB01C R	Inter IRX1M2 0 Inter IN I4M2 0 Inter INTTB10 ITB10M2 0 INTTB01 ITB01M2 0 INTTB01 ITB01M2 0	rupt request RX1 IRX1M1 R/W 0 rupt request T4 I4M1 R/W 0 rupt request (TMRB1) ITB10M1 R/W 0 rupt request (TMRB1) ITB01M1 R/W 0	IRX1M0 IRX1M0 Ievel I4M0 0 Ievel ITB10M0 Ievel ITB01M0
INTE45	INTRX1 & INTTX1 enable INT4 & INT5 enable INTB10 & INTB10 & INTB11 enable INTTB01 (Overflow) enable INTSBE0	00E0H 00E1H	1;/INTTX0 ITX1C R 0 1: INTTX1 I5C R 0 1: INT5 ITB11C R 0 1: INT511 	Inter ITX1M2 0 Inter INTB11 ISM2 0 INTTB11 ITB11M2 0 Inter INTTB11 ITB11M2 0 Inter Always	TX1 TX1 ITX1M1 R/W 0 TTUDE request T5 I5M1 R/W 0 Trupt request (TMRB1) ITB11M1 R/W 0 Trupt request (TMRB1)	IEVEI ITX1M0 0 Ievel I5M0 0 Ievel ITB11M0 0 Ievel -	1: INTRX0 IRX1C R 0 1: INTRX1 I4C R 0 1: INTRX1 ITB10C R 0 1: INTTB10 ITB01C R 0	Inter IRX1M2 0 Inter IN I4M2 0 INTTB10 ITB10M2 0 INTTB01 ITB01M2 0 INTTB01 ITB01M2 0 INTS	rupt request RX1 IRX1M1 R/W 0 rrupt request T4 I4M1 R/W 0 rupt request (TMRB1) ITB10M1 R/W 0 rupt request (TMRB1) ITB01M1 R/W 0 SBE0	IRX1M0 IRX1M0 IVVI IRX1M0 IVVI IVVI IVVI ITB10M0 IVVI ITB01M0 0 IVVI ITB01M0 IVVI IVVI IVVI IVVI IVVI IVVI IVVI IV
INTE45	INTRX1 & INTTX1 enable INT4 & INT5 enable INTB10 & INTB10 & INTB11 enable INTTB01 (Overflow) enable	00E0H 00E1H 00E2H	1,/INTTX0 ITX1C R 0 1: INTTX1 I5C R 0 1: INTTX1 ITB11C R 0 1: INTTB11 - -	Inter ITX1M2 0 Inter INTB11 ISM2 0 INTTB11 ITB11M2 0 Inter INTTB11 ITB11M2 0 Inter Always	TX1 ITX1M1 R/W 0 0 rrupt request T5 I5M1 R/W 0 rrupt request (TMRB1) ITB11M1 R/W 0 rrupt request (TMRB1) ITB11M1 R/W 0 rrupt request - - write "0".	IEVEI ITX1M0 0 IEVEI I5M0 0 IEVEI ITB11M0 0 IEVEI - -	1: INTRX0 IRX1C R 0 1: INTRX1 I4C R 0 1: INTRX1 ITB10C R 0 1: INTTB10 ITB01C R 0 ITB01C R 0 ISBE0C	Inter IRX1M2 0 Inter IN I4M2 0 INTTB10 ITB10M2 0 INTTB01 ITB01M2 0 INTTB01 ITB01M2 0 INTS	rupt request RX1 IRX1M1 R/W 0 rupt request T4 I4M1 R/W 0 rupt request (TMRB1) ITB10M1 R/W 0 rupt request (TMRB1) ITB01M1 R/W 0 SBE0 ISBE0M1 R/W	IRX1M0 IRX1M0 IVVI IRX1M0 IVVI IVVI IVVI ITB10M0 IVVI ITB01M0 0 IVVI ITB01M0 IVVI IVVI IVVI IVVI IVVI IVVI IVVI IV
INTE45	INTRX1 & INTTX1 enable INT4 & INT5 enable INTB10 & INTB10 & INTB11 enable INTTB01 (Overflow) enable INTSBE0	00E0H 00E1H 00E2H	1;/INTTX0 ITX1C R 0 1: INTTX1 I5C R 0 1: INTTX1 ITB11C R 0 1: INTT5 ITB11C R 0 1: INTTB11	Inter ITX1M2 0 Inter INTB11 ISM2 0 INTTB11 ITB11M2 0 Inter INTTB11 ITB11M2 0 Inter Always	TX1 ITX1M1 R/W 0 0 Trupt request T5 I5M1 R/W 0 Trupt request (TMRB1) ITB11M1 R/W 0 Trupt request (TMRB1) ITB11M1 R/W 0 Trupt request (TMRB1) ITB11M1 R/W 0 Trupt request - - write "0".	IEVEI ITX1M0 0 IEVEI I5M0 0 IEVEI ITB11M0 0 IEVEI - -	1: INTRX0 IRX1C R 0 1: INTRX1 I4C R 0 1: INTRX1 ITB10C R 0 1: INTTB10 ITB01C R 0 ITB01C R 0 ISBE0C R	Inter IRX1M2 0 Inter IN I4M2 0 Inter INTTB10 ITB10M2 0 INTTB01 ITB01M2 0 INTTB01 ITB01M2 0 INTS ISBE0M2 0	rupt request RX1 IRX1M1 R/W 0 rupt request T4 I4M1 R/W 0 rupt request (TMRB1) ITB10M1 R/W 0 rupt request (TMRB1) ITB01M1 R/W 0 SBE0 ISBE0M1	IRX1M0 IRX1M0 IRX1M0 Ievel I4M0 0 Ievel ITB10M0 Ievel ITB01M0 0 ISBE0M0 0

Interrupt control (2/2)

	errupt con									
Symbol	Name	Address	7	6	5	4	3	2	1	0
				-				INT	FP0	
					_	_	IP0C	IP0M2	IP0M1	IP0M0
INTEP0	INTP0	00EEH				_	R	11 01012	R/W	
INTERO	enable	OULEN	0	0	0	0	0	0	0	0
			0	÷	-	0	-			-
				Always			1: INTP0		rrupt request	level
					AD	1			Т0	
	INT0 &		IADC	IADM2	IADM1	IADM0	I0C	IOM2	I0M1	IOMO
INTE0AD	INTAD	00F0H	R		R/W		R		R/W	
	enable		0	0	0	0	0		0	0
			1: INTAD	Inter	rupt request	level	1: INT0	🔨 Intei	rrupt request	level
				INTTC1	(DMA1)	1	$\sim \sim$	INTTCO	(DMA0)	
	INTTC0 &		ITC1C	ITC1M2	TC1M1	ITC1M0	JTC0C	ITC0M2	TC0M1	ITC0M0
INTETC01	INTTC1	00F1H	R		R/W		R		R/W	
	enable		0	0	0	0		0	0	0
	chable		1: INTTC1	•	rrupt request	-	1: INTTCO	-	rrupt request	-
			1. INTICI		· ·	ievei	1.1111100			level
			17000	INTTC3	, ,	A			(DMA2)	1700140
	INTTC2 &		ITC3C	ITC3M2	ITC3M1	ITC3M0	ITC2C	ITC2M2	ITC2M1	ITC2M0
INTETC23	INTTC3	00F2H	R		R/W	(Ω)	∕∕ R	25	R/W	
	enable		0	0	0		0 _	0()) _Õ	0
			1: INTTC3	Inter	rrupt request	level	1: INTTC2	Inter	rrupt request	level
				INTTC5	(DMA5)			INTIC4	(DMA4)	
	INTTC4 &		ITC5C	ITC5M2	ITC5M1	ITC5M0	ITC4C	TC4M2	ITC4M1	ITC4M0
INTETC45	INTTC5	00F3H	R		R/W		R (($\langle \alpha \rangle$	R/W	1
	enable		0	0	0	0	0		0	0
			1: INTTC5	•	rupt request	-	1: INTTC4	/= -/	rrupt request	-
			1. 111105		(DMA7)		1.111107)) INTTC6		
			17070			1707140	ITOOO			ITOOMO
	INTTC6 &	005411	ITC7C	ITC7M2	NTG7M1	ITC7M0	UTC6C	/ITC6M2	ITC6M1	ITC6M0
INTETC67	INTTC7	00F4H	R		R/W		R		R/W	1
	enable		0	0	0	0	0	0	0	0
			1: INTTC7	Inter	rupt request	level	1: JNTTC6	Inter	rrupt request	level
				\sim			\checkmark		IR1LE	IR0LE
			\downarrow						N N	V
	SIO					\mathcal{A}			1	1
SIMC	interrupt	00F5H	ľ.	\bigcirc	<	\sim			0:INTRX1	0:INTRX0
SINC	mode	(Prohibit RMW)				$\langle \neg \rangle$			edge	edge
	control		((// <	\ \		$ \rightarrow $			mode	mode
	CONTION		$(\mathbb{V} \setminus \mathcal{I})$	/		\sim			1:INTRX1	1:INTRX0
				~	((//<				level mode	level mode
					I3EDGE	12EDGE	11EDGE	I0EDGE	IOLE	NMIREE
									-	
	Interrunt					i i	-	V	i	
	Interrupt	00F6H			0	0	0	0	0	0
IIMC	input	(Prohibit			INT3	INT2	0 INT1	0 INT0	0 INT0	0 NMI
IIMC	input mode			W	INT3 0:Rising/	INT2 0:Rising/	0 INT1 0:Rising/	0 INT0 0:Rising/	0 INT0 0:Edge	0
IIMC	input	(Prohibit			INT3 0:Rising/ high	INT2 0:Rising/ high	0 INT1 0:Rising/ high	0 INT0 0:Rising/ high	0 INT0 0:Edge mode	0 NMI 0:Falling 1:Falling
IIMC	input mode	(Prohibit	~ 		INT3 0:Rising/ high 1:Falling/	INT2 0:Rising/ high 1:Falling/	0 INT1 0:Rising/ high 1:Falling/	0 INT0 0:Rising/ high 1:Falling/	0 INT0 0:Edge mode 1:Level	0 NMI 0:Falling 1:Falling and
IIMC	input mode	(Prohibit			INT3 0:Rising/ high	INT2 0:Rising/ high	0 INT1 0:Rising/ high 1:Falling/ low	0 INT0 0:Rising/ high	0 INT0 0:Edge mode	0 NMI 0:Falling 1:Falling
IIMC	input mode control	(Prohibit			INT3 0:Rising/ high 1:Falling/	INT2 0:Rising/ high 1:Falling/	0 INT1 0:Rising/ high 1:Falling/ low INTWD	0 INT0 0:Rising/ high 1:Falling/	0 INT0 0:Edge mode 1:Level	0 NMI 0:Falling 1:Falling and
	input mode	(Prohibit RMW)			INT3 0:Rising/ high 1:Falling/	INT2 0:Rising/ high 1:Falling/	0 INT1 0:Rising/ high 1:Falling/ low	0 INT0 0:Rising/ high 1:Falling/	0 INT0 0:Edge mode 1:Level	0 NMI 0:Falling 1:Falling and
	input mode control	(Prohibit			INT3 0:Rising/ high 1:Falling/ low 	INT2 0:Rising/ high 1:Falling/ low	0 INT1 0:Rising/ high 1:Falling/ low INTWD R 0	0 INT0 0:Rising/ high 1:Falling/ low	0 INT0 0:Edge mode 1:Level mode	0 NMI 0:Falling 1:Falling and rising -
	input mode control	(Prohibit RMW)		- Always v	INT3 0:Rising/ high 1:Falling/ low 	INT2 0:Rising/ high 1:Falling/ low –	0 INT1 0:Rising/ high 1:Falling/ low INTWD R	0 INT0 0:Rising/ high 1:Falling/ low –	0 INT0 0:Edge mode 1:Level mode _ _	0 NMI 0:Falling 1:Falling and rising - -
	input mode control INTWD enable	(Prohibit RMW) 00F7H		- Always	INT3 0:Rising/ high 1:Falling/ low 	INT2 0:Rising/ high 1:Falling/ low – –	0 INT1 0:Rising/ high 1:Falling/ low INTWD R 0	0 INT0 0:Rising/ high 1:Falling/ low –	0 INT0 0:Edge mode 1:Level mode _ _	0 NMI 0:Falling 1:Falling and rising - -
INTWDT	input mode control INTWD enable	(Prohibit RMW) 00F7H 00F8H		- Always	INT3 0:Rising/ high 1:Falling/ low – – – write "0".	INT2 0:Rising/ high 1:Falling/ low –	0 INT1 0:Rising/ high 1:Falling/ low INTWD R 0 1: INTWD CLRV3	0 INT0 0:Rising/ high 1:Falling/ low - - - CLRV2	0 INT0 0:Edge mode 1:Level mode - - -	0 NMI 0:Falling 1:Falling and rising - - -
	input mode control INTWD enable Interrupt clear	(Prohibit RMW) 00F7H 00F8H (Prohibit		- Always	INT3 0;Rising/ high 1:Falling/ low - - write "0". CLRV5	INT2 0:Rising/ high 1:Falling/ low – – – – CLRV4	0 INT1 0:Rising/ high 1:Falling/ low INTWD R 0 1: INTWD CLRV3	0 INT0 0:Rising/ high 1:Falling/ low - - - - CLRV2 V	0 INT0 0:Edge mode 1:Level mode - - - CLRV1	0 NMI 0:Falling 1:Falling and rising - - - CLRV0
INTWDT	input mode control INTWD enable	(Prohibit RMW) 00F7H 00F8H		- Always	INT3 0:Rising/ high 1:Falling/ low – – – write "0".	INT2 0:Rising/ high 1:Falling/ low – –	0 INT1 0:Rising/ high 1:Falling/ low INTWD R 0 1: INTWD CLRV3 V 0	0 INT0 0:Rising/ high 1:Falling/ low – – – CLRV2 V 0	0 INT0 0:Edge mode 1:Level mode - -	0 NMI 0:Falling 1:Falling and rising - - -
INTWDT	input mode control INTWD enable Interrupt clear	(Prohibit RMW) 00F7H 00F8H (Prohibit		- Always	INT3 0;Rising/ high 1:Falling/ low - - write "0". CLRV5	INT2 0:Rising/ high 1:Falling/ low – – – – CLRV4	0 INT1 0:Rising/ high 1:Falling/ low INTWD R 0 1:INTWD CLRV3 V 0 Interrup	0 INT0 0:Rising/ high 1:Falling/ low – – – – CLRV2 V 0 t vector	0 INT0 0:Edge mode 1:Level mode - - - CLRV1	0 NMI 0:Falling 1:Falling and rising - - - CLRV0
INTWDT	input mode control	(Prohibit RMW) 00F7H 00F8H (Prohibit		Always	INT3 0;Rising/ high 1:Falling/ low - - write "0". CLRV5	INT2 0:Rising/ high 1:Falling/ low – – – – CLRV4	0 INT1 0:Rising/ high 1:Falling/ low INTWD R 0 1: INTWD CLRV3 V 0	0 INT0 0:Rising/ high 1:Falling/ low – – – CLRV2 V 0 t vector I2LE	0 INT0 0:Edge mode 1:Level mode - - - CLRV1	0 NMI 0:Falling 1:Falling and rising - - - CLRV0
INTWDT	input mode control INTWD enable Interrupt clear control	(Prohibit RMW) 00F7H 00F8H (Prohibit RMW)		Always	INT3 0:Rising/ high 1:Falling/ low - - write "0". CLRV5	INT2 0:Rising/ high 1:Falling/ low – – – – CLRV4	0 INT1 0:Rising/ high 1:Falling/ low INTWD R 0 1:INTWD CLRV3 V 0 Interrup I3LE	0 INT0 0:Rising/ high 1:Falling/ low - - - CLRV2 V 0 t vector I2LE W	0 INT0 0:Edge mode 1:Level mode - - CLRV1 0 I1LE	0 NMI 0:Falling 1:Falling and rising - - - CLRV0
INTWDT	input mode control	(Prohibit RMW) 00F7H 00F8H (Prohibit RMW) 00FAH		Always	INT3 0:Rising/ high 1:Falling/ low - - write "0". CLRV5	INT2 0:Rising/ high 1:Falling/ low – – – – CLRV4	0 INT1 0:Rising/ high 1:Falling/ low INTWD R 0 1:INTWD CLRV3 V 0 Interrup I3LE 0	0 INT0 0:Rising/ high 1:Falling/ low - - - - V 0 t vector I2LE W 0	0 INT0 0:Edge mode 1:Level mode - - CLRV1 0 I1LE	0 NMI 0:Falling 1:Falling and rising - - - CLRV0
INTWDT	input mode control INTWD enable Interrupt clear control	(Prohibit RMW) 00F7H 00F8H (Prohibit RMW) 00FAH (Prohibit		Always	INT3 0:Rising/ high 1:Falling/ low - - write "0". CLRV5	INT2 0:Rising/ high 1:Falling/ low – – – – CLRV4	0 INT1 0:Rising/ high 1:Falling/ low INTWD R 0 1:INTWD CLRV3 V 0 Interrup I3LE	0 INT0 0:Rising/ high 1:Falling/ low - - - CLRV2 V 0 t vector I2LE W	0 INT0 0:Edge mode 1:Level mode - - CLRV1 0 I1LE	0 NMI 0:Falling 1:Falling and rising - - - CLRV0
INTWDT	input mode control INTWD enable interrupt clear control Interrupt input	(Prohibit RMW) 00F7H 00F8H (Prohibit RMW) 00FAH		Always V	INT3 0:Rising/ high 1:Falling/ low - - write "0". CLRV5	INT2 0:Rising/ high 1:Falling/ low – – – – CLRV4	0 INT1 0:Rising/ high 1:Falling/ low INTWD R 0 1:INTWD CLRV3 V 0 Interrup I3LE 0	0 INT0 0:Rising/ high 1:Falling/ low - - - - V 0 t vector I2LE W 0	0 INT0 0:Edge mode 1:Level mode - - CLRV1 0 I1LE	0 NMI 0:Falling 1:Falling and rising - - - CLRV0
INTWDT	input mode control INTWD enable Interrupt clear control Interrupt input mode	(Prohibit RMW) 00F7H 00F8H (Prohibit RMW) 00FAH (Prohibit		Always	INT3 0:Rising/ high 1:Falling/ low - - write "0". CLRV5	INT2 0:Rising/ high 1:Falling/ low – – – – CLRV4	0 INT1 0:Rising/ high 1:Falling/ low INTWD R 0 1:INTWD CLRV3 V 0 Interrup I3LE 0 INT3	0 INT0 0:Rising/ high 1:Falling/ low - - - - - - V 0 t vector I2LE W 0 INT2	0 INT0 0:Edge mode 1:Level mode - - - CLRV1 0 IILE 0 INT1	0 NMI 0:Falling 1:Falling and rising - - - CLRV0

(3)	DMA controller
-----	----------------

Symbol	Name	Address	7	6	5	4	3	2	1	0
	DMAG				DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0
DMA0V	DMA0 start	0100H					. R/	W		
DIVIAOV	vector	010011			0	0	0	0	0	0
							DMA0 st	art vector		
	DMAA				DMA1V5	DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0
DMA1V	DMA1 start	0101H					. R/	W		
DIVIATV	vector	010111			0	0	0		0	0
							DMA1 st	art vector		
					DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0
DMA2V	DMA2 start	0102H					R/	W		
DIVIAZV	vector	010211			0	0	0	0	0	0
							DMA2 st	art vector		
					DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0
DMA3V	DMA3 start	0103H				$\langle \langle \rangle$	R/	w <	$\langle \rangle \rangle$	
DIVIAG	vector	010311			0	0	0	0	Ø	0
						$(// \leq$	DMA3 st	art vector		
	DMAA				DMA4V5	DMA4V4	DMA4V3	DMA4V2	DMA4V1	DMA4V0
DMA4V	DMA4 start	0104H			10		R/	W.	$\overline{\mathbf{U}}$	
DIVIA4 V		010411			0	Õ	0 (6	0	0
	vector					\searrow	DMA4 st	art vector		
					DMA5V5	DMA5V4	DMA5V3	DMA5V2	DMA5V1	DMA5V0
DMA5V	DMA5 start	0105H		\backslash	$\langle \rangle$		(//R/	Ŵ		
DIVIASV	vector	01056		A	0	0	0	0	0	0
	100101						DMA5 st	art vector		
	51446			\mathcal{T}	DMA6V5	DMA6V4	DMA6V3	DMA6V2	DMA6V1	DMA6V0
DMAGY	DMA6 start	0106H	\sim	\mathcal{H}			R/	W	•	•
DMA6V	vector				0	∧ 0	0	0	0	0
	Veoloi			\sum	~		DMA6 st	art vector	•	•
			\geq	Y/	DMA7V5	DMA7V4	DMA7V3	DMA7V2	DMA7V1	DMA7V0
	DMA7	040711	1945	\backslash		\mathcal{I}	R/	W		
DMA7V	start vector	0107H	\mathcal{A}	\sim	0	0	0	0	0	0
	VECIOI			\land	$\left(\right) $)	DMA7 st	art vector		
			DBST7	DBST6	DBST5	DBST4	DBST3	DBST2	DBST1	DBST0
	DMA				\sum		W			
DMAB	burst	0108H	V 0	0	0	0	0	0	0	0
	\sim	\sum		\sim	1:1	DMA reques	t on burst mo	ode		
	کر ا	\sum	DREQ7	∕_DREQ6	DREQ5	DREQ4	DREQ3	DREQ2	DREQ1	DREQ0
DMAD	DMA	0109H	\land	1(/W			
DMAR	request	(Prohibit RMW)	0	0	0	0	0	0	0	0
	\mathcal{A}						est in softwar		I	1
		(())		•				

(4) Memory controller (1/2)

				0	-		0	0		0
Symbol	Name	Address	7	6	5	4	3	2	1	0
				B0WW2	B0WW1	B0WW0		B0WR2	B0WR1	B0WR0
	Block 0				W				W	0
Decol	MEMC	0140H		0 Write waits	1	0		0 Read waits	1	0
B0CSL	control register	(Prohibit		001: 0 wait		1 wait		001: 0 wait		1 wait
	low	RMW)		101: 2 wait		3 waits		101: 2 wait		3 waits
				111: 4 wait		WAIT pin		111: 4 wait		WAIT pin
				Others: Re				Others: Re		
			B0E	-	-	BOREC	B0OM1 V	BOOMO	B0BUS1	B0BUS0
			0	0	0	0	0	770	0/1	0/1
	Block 0 MEMCT	04.4411	CS select	Always	Always	0: No insert	00: ROM/S		Data bus w	
BOCSH	control	0141H (Prohibit	0: Disable	write "0".	write "0".	dummy	01: Reserv		00: 8 bits	laur
200011	register	RMW)	1: Enable			cycle	10: Reserv		01: 16 bits	
	high	,				(Default)	11: Reserv	ed	10: Reserv	ed
						1: Insert dummy			11: Reserv	ed
						cycle	\sim		(\land)	
				B1WW2	B1WW1	B1WW0	\sim	B1WR2	B1WR1	B1WR0
	Block 1				W	6	$\langle \rangle$	52	W .	
	MEMC	0144H	\sim	0	1	((0// <		0((0
B1CSL	control	(Prohibit		Write waits			/ <	Read waits	\mathcal{I}	4
	register	RMW)		001: 0 wait 101: 2 wait		1 wait 3 waits		001: 0 wait 101: 2 wait		1 wait 3 waits
	low			111: 4 wait		WAIT pin		111: 4 wait		WAIT pin
				Others: Re			(Others: Re	served	-
			B1E	-	_//	B1REC	B1OM1	B1OM0	B1BUS1	B1BUS0
	Block 1			0	0	\sim	V O		0/4	0/4
	MEMC	0145H	0 CS select	0 Always	Always	0 0: No insert	0 00: ROM/S		0/1 Data bus w	0/1 vidth
B1CSH	control	(Prohibit	0: Disable	write "0".	write "0".	dummy	01: Rese		00: 8 bits	
	register	`RMW)	1: Enable			cycle	10: Rese	rved	01: 16 bit	
	high				\searrow	(Default)	11: Rese	rved	10: Rese	
						1: Insert dummy	\searrow		11: Rese	rved
				B2WW2	B2WW1	B2WW0		B2WR2	B2WR1	B2WR0
	Discho		\sim		W				W	221110
	Block 2 MEMC	0148H		0	1	0		0	1	0
B2CSL	control	(Prohibit		Write waits		$\langle \Box \rangle$		Read waits		
	register	RMW)	((//<	001: 0 wait 101: 2 wait		1 wait 3 waits		001: 0 wait 101: 2 wait		1 wait 3 waits
	low			111: 4 wait		WAIT pin		101. 2 wait		WAIT pin
				Others: Re		S		Others: Re		mar pin
			B2E	B2M	$\overline{1}$	B2REC	B2OM1	B2OM0	B2BUS1	B2BUS0
							V	_		0/4
	Block 2		1 CS select	0 0:16 MB		0 0: No insert	0 00: ROM/SF	0	0/1 Data bus wi	0/1
B2CSH	MEMC	0149H	0: Disable	1:Sets	Always write "0".	0: No insert dummy	00: ROM/SF 01: Reserve		00: 8 bits	un
D2COH	control register	(Prohibit RMW)	1: Enable	area		cycle	10: Reserve		01: 16 bits	
	high			\bigwedge		(Default)	11: Reserve	d	10: Reserve	
	\square		<	14		1: Insert dummy			11: Reserve	u
\sim						cycle				
	\sim		$ \wedge $	B3WW2	B3WW1	B3WW0	/	B3WR2	B3WR1	B3WR0
	Block 3	((X		W		/		W	
	MEMC	014CH	\sim	ン 0	1	0		0	1	0
B3CSL	control	(Prohibit	\sim	Write waits		1 woit		Read waits 001: 0 wait		1 woit
		RMW)	\sim	001: 0 wait 101: 2 wait		1 wait 3 waits		101: 0 wait		1 wait 3 waits
	register	(((((((((((((((((((((((((((((((((((((((WAIT pin		111: 4 wait		WAIT pin
	low			111: 4 wait	s 011:	wan pin				
				Others: Re	served			Others: Re	served	
			B3E			B3REC	B3OM1	Others: Re B3OM0		B3BUS0
	low			Others: Re –	served _	B3REC	V	B3OM0	served B3BUS1	
	How Block 3		B3E 0 CS select	Others: Re - 0	served - 0	B3REC		B3OM0 0	served	0/1
B3CSH	Block 3 MEMC	014DH	0	Others: Re –	served _	B3REC	V 0 00: ROM/S 01: Reserv	B3OM0 0 RAM ed	served B3BUS1 0/1 Data bus w 00: 8 bits	0/1
B3CSH	Block 3 MEMC control register	014DH (Prohibit	0 CS select	Others: Re 	served 	B3REC 0 0: No insert dummy cycle	V 00: ROM/S 01: Reserv 10: Reserv	B3OM0 0 RAM ed ed	served B3BUS1 0/1 Data bus w 00: 8 bits 01: 16 bits	0/1 ⁄idth
B3CSH	Block 3 MEMC control	014DH	0 CS select 0: Disable	Others: Re 	served 	B3REC 0 0: No insert dummy cycle (Default)	V 0 00: ROM/S 01: Reserv	B3OM0 0 RAM ed ed	served B3BUS1 0/1 Data bus w 00: 8 bits 01: 16 bits 10: Reserv	0/1 vidth ed
B3CSH	Block 3 MEMC control register	014DH (Prohibit	0 CS select 0: Disable	Others: Re 	served 	B3REC 0 0: No insert dummy cycle (Default) 1: Insert	V 00: ROM/S 01: Reserv 10: Reserv	B3OM0 0 RAM ed ed	served B3BUS1 0/1 Data bus w 00: 8 bits 01: 16 bits	0/1 vidth ed
B3CSH	Block 3 MEMC control register	014DH (Prohibit	0 CS select 0: Disable	Others: Re 	served 	B3REC 0 0: No insert dummy cycle (Default)	V 00: ROM/S 01: Reserv 10: Reserv	B3OM0 0 RAM ed ed	served B3BUS1 0/1 Data bus w 00: 8 bits 01: 16 bits 10: Reserv	0/1 vidth ed

Memory	controller (2/2)
--------	--------------	------

Cumphiel	č		7	0	F	4	2	0	4	0
Symbol	Name	Address	1	6	5	4	3	2	1	0
				BEXWW2	BEXWW1	BEXWW0		BEXWR2	BEXWR1	BEXWR0
	Block EX		\sim	0	W 1	0		0	W	0
DEVOOL	MEMC	0158H		0 Write waits		0		0 Read waits	1	0
BEXCSL	control register low	(Prohibit RMW)		001: 0 wait 101: 2 wait 111: 4 wait Others: Re	s 010: s 110: s 011:	1 wait 3 waits WAIT pin		001: 0 wait 101: 2 wait 111: 4 wait Others: Re	s 010: s 110: s 011: served	1 wait 3 waits WAIT pin
				-	-	-	BEXOM1	BEXOM0	BEXBUS1	BEXBUS0
	Block EX					r	W	\rightarrow		
	MEMC	0159H		0	0	0	0 ((0	0/1	0/1
BEXCSH	control register high	(Prohibit RMW)		Always write "0".	Always write "0".	Always write "0".	00: ROM/S 01: Reserv 10: Reserv 11: Reserv	ed ed	Data bus w 00: 8 bits 01: 16 bits 10: Reserv 11: Reserv	ed
				/	/	OPGE	OPWR1	OPWR0	PR1	PR0
						$\langle \langle \langle \rangle \rangle$		R/W	$\langle 1 \rangle$	>
	Page ROM					0	0	0 (2	X	0
PMEMCR	control register	0166H				ROM page access 0: Disable 1: Enable	01: 2 states (i	-1-1-1 mode) n-2-2-2 mode) n-3-3-3 mode)	01: 32 byte	s s
	Manaan		M0V20	M0V19	M0V18	M0V17	M0V16	M0V15	M0V14-9	M0V8
MAMR0	Memory	0142H				R	W			
	mask register 0	014211	1	1	(\land)	× 1	1(//		1	1
	register o			(0: Comp	bare enable	1: Compare	e disable		
	Memory		M0S23	M0S22	M0S21	M0S20	M0S19	M0S18	M0S17	M0S16
MSAR0	start	0143H					W	1	1	
	address		1		1			1	1	1
	register 0						ess A23 to A			
	Memory		M1V21	M1V20	M1V19	M1V18	M1V17	M1V16	MV15-9	M1V8
MAMR1	mask	0146H	((R,	/W			
	register 1		1	<u></u> 1)	1		1	1	1	1
	-						1: Compare			
	Memory		M1S23	M1S22	M1S21	M1S20	M1S19	M1S18	M1S17	M1S16
MSAR1	start	0147H	\sim	/	(a)	^	/W			
	address	$ \langle \rangle \rangle$		1		1	1	1	1	1
	register 1						ess A23 to A			
	Memory		M2V22	M2V21	M2V20	M2V19	M2V18	M2V17	M2V16	M2V15
MAMR2	mask	014AH	\sim _	1		i	/W			4
	register 2	\geq	1	1	1	1	1	1	1	1
			Magaa	AM0000		-	1: Compare		M0047	MOOAC
	Memory	\searrow	M2S23	M2S22	M2S21	M2S20	M2S19	M2S18	M2S17	M2S16
MSAR2	start	014BH			4		/W 1	4	4	4
\sim	address))	1	1	1	1	1	1	1	1
	register 2						ess A23 to A		MOV// C	MOV / -
	Memory	((M3V22	M3V21	M3V20	M3V19	M3V18	M3V17	M3V16	M3V15
MAMR3	mask	014EH			1	R. 1	/W 1	4	4	4
	register 3	4		1	-	-	1: Compore	1 diachla	1	1
			Magaz	Magaa			1: Compare		M0047	MOOAC
	Memory		M3S23	M3S22	M3S21	M3S20	M3S19	M3S18	M3S17	M3S16
MSAR3	start	014FH	4	4	4		/W 1	4	4	4
	address		1	1	1	1		1	1	1
	register 3				Se	el start addre	ess A23 to A	Ö		

(5) Clock gear

	Clock gea	11								
Symbol	Name	Address	7	6	5	4	3	2	1	0
			_					-		
	System		R/W	/	\sim		/	R/W	/	
SYSCR0	clock	10E0H	1	\sim	\sim	\backslash	\sim	0	\sim	\sim
	control 0		Always					Always		
			write "1".					write "0".		
			/			/	_	GEAR2	GEAR1	GEAR0
			\backslash	\sim	\sim	\backslash		R	Ŵ	
				\sim	\sim		0		0	0
			/				Always	Select gear	r value of hig	
							write "0".	(fc)		- 1
	System							000: fc		
SYSCR1	clock	10E1H					(())	001: fc/2		
	control 1							010: fc/4		
						20		011: fc/8	(\land)	
						\sim		100: fc/16		
						$\overline{\Omega}$	\bigtriangledown	101: (Rese		
						(// 5)	L C	110: (Rese		
								111: (Rese	rved)))	
			_		WUPTM1	WUPTM0	HALTM1	HALTMO	SELDRV	DRVE
			R/W				R	M V		
			0			∕> o	1)	0	0
	-		Always		Warm-up ti	mer	HALT mod	•	<drve></drve>	Pin state
0.400.000	System		write "0".		00: Reserve		00: Reserv	ved	mode	control in
SYSCR2	clock	10E2H		20	01: 2 ⁸ /input frequency		01: STOP r		select	STOP mode
	control 2			10: 2 ¹⁴ /input fre			10: IDLE1 1		0: STOP	0: I/O off
					11:216/inpu	t frequency	11: IDLE2 1	node	1: IDLE1	1: Remains
							\searrow			the state
						~	\sim			before
			PLLON	FCSEL		$\overline{\mathbb{Q}}$				halt
					LWUPFG	\mathcal{A}				
				Ŵ	R					
		\frown	(0/5)	0	0	35				
			0: PLL off	fc select	PL					
PLLCR	PLL	10E8H	1: PLL on	0: OSCH	warm-up)				
LEON	control			1: PLL (x4)	flag 0: Don't					
				$\langle -$	end					
	~		\sim		warm up					
					1. End					
	$\langle \rangle$	\sim		$\overline{\gamma}$	warm up					
	\bigcap		PROTECT	$\langle \cdot \rangle$	\sim	\backslash		EXTIN	DRVOSCH	-
\sim))	R	\sim	\sim	\sim	\sim		R/W	1
	EMC		> 0		\sim	\sim	\sim	0	1	1
EMCCR0	control	10E3H	Protect					1: External	fc oscillator	Always
	register 0		flag					clock	driver ability	write "1".
			0: OFF					GIOOK	1: NORMAL	
	\sim		1: ON						0: WEAK	
	EMC			I	1		I	1		1
EMCCR1	control	10E4H								
	register 1			-	the protect	-		-		
					EY: EMCCR					
EMCCR2	EMC control	10E5H		2nd-k	KEY: EMCCF	R1 = A5H, El	MCCR2 = 5A	AH in succes	sion write	
	register 2	102311								
	register z									

(6) 8-bit timer

	8-bit time									
Symbol	Name	Address	7	6	5	4	3	2	1	0
			TAORDE				I2TA01	TA01PRUN		TAORUN
	TMRA01		R/W					R/	/W	
TA01RUN	RUN	1100H	0				0	0	0	0
TAUTION	register	110011	Double				IDLE2	TMRA01	UP counter	UP counter
	register		buffer 0: Disable				0: Stop 1: Operate	prescaler 0: Stop and	(UC1)	(UC0)
			1: Enable				ii opoiaio	1: Run (Co	unt up)	
	8-bit timer	1102H				-	-	()	N I	
TA0REG		(Prohibit				V	V	\sim		
	register 0	RMW)				Unde	efined	$7/\land$		
	8-bit timer	1103H				-	-///	$\langle O \rangle$		
TA1REG	register 1	(Prohibit				٧	N			
	register i	RMW)				Unde	efined	\searrow		
			TA01M1	TA01M0	PWM01	PWM00	TA1CLK1	TA1CLK0	TA0CLK1	TA0CLK0
						R	Ŵ			
	TMRA01		0	0	0	0	0V	0	20	> 0
TA01MOD	mode	1104H	Operation n	node	PWM cycle		Source clock	for TMRA1	Source clock	for TMRA0
	register	110411	00: 8-bit ti	mer mode	00: Reserv	ed((// <	00: TA0TF	RG (C	00: TA0IN	pin
	register		01: 16-bit	timer mode	01: 2 ⁶	\sim	/01:	V ~ ~	01: ¢T1	
			10: 8-bit P	PG mode	10: 2 ⁷	\sim	10: ¢T16		10: ∳T4	
			11: 8-bit P	WM mode	11: 28		11:	\overline{C}	11: ≬ T16	
					A		TA1FFC1	TA1FFC0	TA1FFIE	TA1FFIS
			/					v Z	R/	/W
	TMRA1	1105H				/	(1(//	<u>∫</u> 1	0	0
TA1FFCR	flip-flop	(Prohibit			\sim		00: Invert T	AIFF	TA1FF	TA1FF
	control	ntrol RMW)		$\leq \langle$			01: Set TA1	FF	control for	inversion
	register				\searrow		10: Clear T	A1FF	inversion	select
					Ň		11: Don't ca	are	0: Disable	0: TMRA0
									1: Enable	1: TMRA1
			TA2RDE			$\overline{4}$	I2TA23	TA23PRUN	TA3RUN	TA2RUN
	TMRA23		R/W	\rightarrow		\longrightarrow		i	/W	0
TA23RUN	RUN	1108H	0 Double	\sum			0 IDLE2	0 TMRA23	0 UP counter	0 UP counter
	register		buffer			$ \geq $	0: Stop	prescaler	(UC3)	(UC2)
			0: Disable		$\overline{\Omega}$		1: Operate	0: Stop and		
			1: Enable	\sim				1: Run (Cou	nt up)	
TA2REG	8-bit timer	110AH			+		V			
IAZNEG	register 2	(Prohibit RMW)			\rightarrow		v efined			
			\sim			Unde	EIIIIEU			
TA3REG	8-bit timer	110BH (Prohibit					- V			
TAUNEO	register 3	RMW)		\wedge	\checkmark		-			
			TA23M1	TA23M0	PWM21	PWM20	fined TA3CLK1	TA3CLK0	TA2CLK1	TA2CLK0
\sim			I AZ JIVI I				W	TASULKU	TAZULKI	TAZOLNU
	/ /	リ _	6	0	0	0	0	0	0	0
	TMRA23	[((Operation n		PWM cycle	U	U Source clock	-	U Source clock	-
TA23MOD	mode	110CH	Operation n 00: 8-bit til	- /	00: Reserve	h	00: TA2TR		00: Reserve	
	register	4	\sim	timer mode	00. Reserve		00: 1742110 01: φT1	-	01:	
	\searrow		10: 8-bit P		10: 2 ⁷		10: ģT16		10:	
			10: 8-bit P 11: 8-bit P		11: 2 ⁸		11:		11:	
							TA3FFC1	TA3FFC0	TA3FFIE	TA3FFIS
				\sim	\sim			V	-	W
	TMRA3		\sim	\sim	\sim	\sim	1	1	0	0
	flip-flop	110DH					00: Invert 1		TA3FF	TA3FF
TA3FFCR	control	(Prohibit					01: Set TA		control for	inversion
	register	RMW)					10: Clear T		inversion	select
	-						10. Clear 1 11: Don't c		0: Disable	0: TMRA2
									1: Enable	1: TMRA3
		î		Î.			î			-

- Symbol Name Address 7 6 5 4 3 2 0 1 **TB0PRUN TBORUN TBORDE** I2TB0 R/W R/W R/W Timer B0 0 0 0 0 0 TBORUN 1180H RUN Double Always IDLE2 TMRB0 UP counter register buffer write "0". (UC10) 0: Stop prescaler 0: Disable 1: Operate 0: Stop and clear 1: Enable 1: Run (Count up) TB0CPM1 TB0CPM0 TBOCLE TBOCLK1 TBOCLK0 TB0CP0I R/W R/W W 0 0 0 1 0 0 0 0 Always Capture timing Always Timer B0 source clock Timer B0 Software Up counter 1182H write "0". write "0". 00: Disable 00: Reserved capture control **TB0MOD** (Prohibit mode 01: Reserved control 0: Clear RMW) register 10: ∳T4 10: Reserved 0:Software disable 11: TA10UT 1 11: oT16 capture 1: Clear TA1OUT ↓ 1:Undefined enable TB0C1T1 TB0C0T1 TB0E1T1 TB0E0T14 TB0FFC1 TB0FFC0 W* R/W W* 1 0 0 0 0 1) 1 1 Always write "11". TB0FF0 inversion trigger Control TB0FF0 Timer B0 1183H 0: Trigger disable 00: Invert flip-flop TB0FFCR (Prohibit 1: Trigger enable 01: Set control RMW) Invert when Invert when Invert when Invert when register 10: Clear the UC10 the UC10 the UC10 the UC10 11: Don't care value is value is matches with matches with * Always read as 11. loaded in to loaded in to TB0RG1H/L. TB0RG0H/L TB0CP1H/L. TB0CP0H/L 1188H 16-bit timer TB0RG0L (Prohibit Ŵ register 0 RMW) low Undefined 1189H 16-bit timer **TBORGOH** register 0 high (Prohibit W RMW) Undefined 118AH 16-bit timer TB0RG1L register 1 (Prohibit \٨/ ĺow RMW) Undefined 118BH 16-bit timer TB0RG1H register 1 high W (Prohibit RMW) Undefined Capture TB0CP0L 118CH R register 0 low Undefined Capture TB0CP0H register 0 118DH R high Undefined Capture TB0CP1L 118EH R register 1 low Undefined Capture 118FH TB0CP1H register 1 R high Undefined
- (7) 16-bit timer (1/2)

<u> </u>	NI	A .1 1	-	^	-		<u>^</u>	<u>^</u>	4	•
Symbol	Name	Address	7	6	5	4	3	2	1	0
			TB1RDE	-			I2TB0	TB1PRUN		TB1RUN
			R/	W			R	/W		R/W
	Timer B1		0	0			0	0		0
TB1RUN	RUN	1190H	Double	Always			IDLE2	TMRB1 prescaler		UP counter (UC12)
	register		buffer	write "0".			0: Stop	0: Stop and	clear	(0012)
			0: Disable				1: Operate	1: Run (Cou		
			1: Enable						~	
			TB1CT1	TB1ET1	TB1CP0I	TB1CPM1	TB1CPM0	TB1CLE	TB1CLK1	TB1CLK0
			R/		W			R/W	i	i
			0	0	1	0	0	0	0	0
	Timer B1	1192H	TB1FF1 inv trigger	rsion	Software capture	Capture tim 00: Disable	- I - I	Up counter control	Timer B1 so 00: TB1IN0	
TB1MOD	mode	(Prohibit	0: Disable t	rigger	control	01: TB1N0		0: Clear	00: ΤΒΤΙΝΟ 01: φT1	pininput
-	register	RMW)	1: Enable tr		0: Software	10:TB1IN0	↑TB1IN0↓	disable	10: •T4	
	-		Invert when		capture 1: Undefined	11: TA1OU		1: Clear	11: \delta T16	
				UC12 matches	1: Undenned	TA10U		enable		
			TB1CP1H/L			(// 5)		$(\bigcirc$		
				TB1RG1H/L					(\land)	
			TB1FF1C1	TB1FF1C0	TB1C1T1	TB1C0T1	TB1E1T1	TB1E0T1	TB1FFC1	TB1FFC0
			W			R/		\sim	V	i
			1	1	0	○ 0	0	0)	1	1
	Timer B1		Control TB1	IFF1		version trigge	er	\wedge	Control TB	1FF0
	flip-flop control register	control (Prohibit RMW)	00: Invert	G	0: Disable t))	00: Invert	
TB1FFCR			01: Set 10: Clear	4(1: Enable trigger 01: Set					
			10. Clear 11: Don't ca	aro			Invert when the UC12	Invert when the UC12	11: Don't ca	aro
			*Always rea		\sim	e is value is value value *Always read as				
			7 1100 100			loaded in to	matches the	matches the	7 awayo ro	
			G	$\overline{}$	TB1CP1H/L.	TB1CP0H/L.	valŭe in TB1RG1H/L.	value in TB1RG0H/L.		
	16-bit timer	1198H		\rightarrow			_	IBIROUIVE.		
TB1RG0L	register 0	(Prohibit				\swarrow	V			
	low	RMW)	$(\vee/)$)		Unde	fined			
	16-bit timer	1199H			-(7)		_			
TB1RG0H	register 0	(Prohibit		\frown) v	V			
	high	RMW)			\sim	Unde	fined			
	16-bit timer	119AH	\geq	$\langle -$		_	_			
TB1RG1L	register 1)(Prohibit				V	V			
	low	RMW)		~	\checkmark	Unde	fined			
	16-bit timer	119BH	~			_	_			
TB1RG1H	register 1	(Prohibit				V	V			
\sim	hìgh	RMW)				Unde	fined			
	Capture	(())		_	_			
TB1CP0L	register 0	119CH	X V	ノ		F	र			
	low		\sim			Unde	fined			
	Capture					_	_			
TB1CP0H	register 0	119DH				F	२			
	high					Unde	fined			
	Capture						_			
TB1CP1L	register 1	119EH				F	२			
	low					Unde	fined			
	Capture						_			
TB1CP1H	register 1	119FH				F	२			
	high					Unde	fined			

16-bit timer (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Serial	1200H	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
SC0BUF	channel 0	(Prohibit	TB7	TB6	TB5	TB4	TB3	TB2	TB1	TB0
	buffer	RMW)			R(R	eceiving) / V	-	ion)		
	register					Unde		<u></u>	-	
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
	Serial		R	-	W -		ear o after re	- / Ÿ		W
SC0CR	channel 0	1201H	Undefined	0	0	0	0	0	0	0
COUCIN	control	120111	Receive	Parity	Parity		1: Error		0: SCLK0 ↑ 1: SCLK0 ↓	0: Baud rate
	register		data bit8	0: Odd 1: Even	0: Disable 1: Enable	Overrun	Parity	Framing	1. 002100 \$	generator 1: SCLK0 pir
										input
			TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0
	Carial				-	R/		<u>}</u>	1 -	-
	Serial channel 0		0	0	0	0		0	0 00: Timer 1	0
SC0MOD0	mode 0	1202H	Transmis- sion data	0:CTS	0:Receive	Wake up	00: 1/0 int	erface mode ART mode	01: Baud ra	
	register		bit8	disable	disable	0: Disable 1: Enable	10: 8-bit U	ART mode	genera	tor
	register			1:CTS enable	1:Receive enable	T. Enable	11: 9-bit U	ART mode	10: Interna	
				enable	enable				11: Externa (SCLK)	
	Sorial	Serial hannel 0 aud rate 1203H control register	-	BR0ADDE	BR0CK1	BR0CK0	BR0S3	BR0S2	BR0S1	BR0S0
	channel 0				6	<u> </u>			> _	
BR0CR			0	0	0	0	0	\bigcirc	0	0
DIVOCIV			Always	(16 – K)/	00: ♦ T0	>	$\overline{\Box}$	γ		
			write "0".	0: Disable	01:		Divided frequency setting			
	register			1: Enable)		
	Serial		/		\sim	\mathcal{H}	BR0K3	BR0K2	BR0K1	BR0K0
	channel 0		/	$\langle \rangle$	\checkmark	\mathcal{I}		R	/W	
BR0ADD	K setting	1204H	/	Į		/	0/	0	0	0
	register					~			icy divisor "K + (16 – K)/1	
			12S0	FDPX0		\rightarrow				5).
	Serial		R/		\sim		\sim	\sim	\sim	\sim
	channel 0		$\left(\right) $	0		\mathcal{H}	\sim		\sim	\sim
SC0MOD1	mode 1	1205H	IDLE2	I/O interface		\rightarrow				
	register		0: Stop	mode						
	regiotoi	$\langle \langle \rangle$	1. Operate	0: Half duplex)				
			PLSEL	1: Full duplex	TXEN	RXEN	SIRWD3	SIRWD2	SIRWD1	SIRWD0
				MAGLE		R/		SIKWDZ	SIKWDT	SIKWDU
	\sim		0	0	0	0	0	0	0	0
	IrDA	$\langle \rangle$	Select	Receive	Transmit	Receive		eive pulse w		U U
SIRCR	control	1207H	transmit	data	0: Disable	0: Disable		•	idth for equ	al or more
	register	\sum	pulse 🔇	0: "H" pulse	1: Enable	1: Enable		Value + 1) +		
\sim))	width	1: "L" pulse			Can be set			
	\langle / \rangle		0: 3/16 1: 1/16	γ			Can not be	set: 0, 15		
		(())						
10			~ / ~							

(8) UART/Serial channel (1/2)

	&T/Serial	1	(212)							
Symbol	Name	Address	7	6	5	4	3	2	1	0
	Serial	1208H	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
SC1BUF	channel 1	(Prohibit	TB7	TB6	TB5	TB4	TB3	TB2	TB1	TB0
00.20.	buffer	RMW)			R (R	0,	(Transmiss	ion)		
	register	,				Unde	fined	<u> </u>		
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
	Serial		R		/W		ear 0 after re		R/	
	channel 1		Undefined	0	0	0	0	(0)	0	0
SC1CR	control	1209H	Receive	Parity	Parity		1: Error		0: SCLK1 ↑ 1: SCLK1 ↓	0:Baud
	register		data bit8	0: Odd 1: Even	0: Disable 1: Enable	Overrun	Parity	Framing		rate generator 1:SCLK1 pin input
			TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0
			-			R/)		
	Serial		0	0	0	0 ((0	0	0	0
SC1MOD0 chanr mod			Transmis- sion data bit8	0: CTS disable 1: CTS enable	0: Receive disable 1: Receive enable	Wake up 0: Disable 1: Enable	00: I/O inte 01: 7-bit U/ 10: 8-bit U/ 11: 9-bit U/	ART mode	00: Timer 1 01: Baud ra genera 10: Interna 11: Externa (SCLK	ate ator I clock f _{IO}
			_	BR1ADDE	BR1CK1	BR1CK0	BR1S3	BR1S2	BR1S1	BR1S0
	Serial				7(R/	w (\sim		
	channel 1		0	0	0	0	0		0	0
BR1CR	baud rate control register	120BH	Always write "0".	(16 – K)/ 16 divided 0: Disable 1: Enable	00: ∳T0 01: ∲T2 10: ∲T8 11: ∳T32	~		Divided frequ	uency setting)
	Serial				\downarrow	/	BR1K3	BR1K2	BR1K1	BR1K0
	channel 1			\mathcal{T}					/W	
BR1ADD	K setting	120CH					<u>\</u> 0	0	0	0
	register								cy divisor "K + (16 – K)/16	
			12\$1	FDPX1				\geq		\geq
	Serial		R/			\sim				
SC1MOD1	channel 1	120DH	0	0	\rightarrow					
SC1MOD1	mode 1 register	mode 1 120DH II register 0	IDLE2 0: Stop 1: Operate	I/O interface mode 0: Half duplex)				
			1. Operate	1. Full duplex						

UART/Serial channel (2/2)



(9) I²C bus/Serial channel (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			BC2	BC1	BC0	ACK		SCK2	SCK1	SCK0/ SWRMON
		1240H		W		R/W	\sim	v	N	R/W
		(Prohibit	0	0	0	0	\sim	0	0	0/1
		RMW)	Number of	transfer bits		Acknowledge		Setting of t	he divide va	alue "n"
		[,] I ² C mode	000: 8 00	01:1 010:	2 011: 3	mode		000:5 0	01:6 010	7 011:8
	SBI0		100:4 10	01:5 110:	6 111: 7	0: Disable			01:10 110	: 11
SBI0CR1	control					1: Enable		111: Reser		0.01/0
	register 1		SIOS	SIOINH	SIOM1	SIOM0		SCK2	SCK1	SCK0
		1240H	0	0	V O	0			W 0	0
		(Prohibit	Transfer	Transfer	Transfer m		$\rightarrow \rightarrow $		the divide va	-
		RMW)	0: Stop	0: Continue	00: 8-bit trar		$(\bigcirc$	-	:5 010:6 0	
		SIO mode	1: Start	1: Abort		nsmit/receive		100:8 101		11.7
					11: 8-bit rec	eive	\sim	1	al clock SC	K0
	SBI0	1241H	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
SBI0DBR	buffer	(Prohibit		-	-	Receiving)/W	(Transmis		$\geq 1/2$	
	register	RMW)				Unde		~ (()	
			SA6	SA5	SA4	SA3	SA2	ŞA1	(SAO)	ALS
	20.				((V		407	
100040	I ² C bus0	1242H	0	0	0	0	0	0	0	0
I2C0AR	address	(Prohibit RMW			$\langle \langle \rangle$	\searrow	(()		Address
	register	RIVIVV			Settin	ng slave add	Iress	\sum		recognition
					$\gamma(\nearrow)$	~		$\langle \gamma \rangle$		0 :Enable 1: Disable
								AAS/	AD0/	LARB/
			MST	TRX	BB	PÍN	AL/SBIM1	SBIM0	SWRST	SWRST0
					\sim			i	i	
SBI0SR	Serial bus interface		0	(0)) 0	1	0	0	0	0
when read	status		0: Slave	0: Receive		INTSBE0	Arbitration lost	Slave address	GENERAL CALL	Last received bit
	register	1243H	1: Master	1: Transmit	0: Free	request monitor	detection	match	detection monitor	monitor
		(I ² C mode)		\bigcirc	1: Busy	0: Request	monitor	detection monitor	0:Undetect	0: 0 1: 1
		(Prohibit	$(\overline{\Omega})$		\sim	1: Cancel	0: – 1: Detect	0: Undetect	1: Detect	
		RMW))		\sim		1: Detect		
				\sim	Start/stop condition	\cap	Serial bus operating r		Software r generate v	
	Serial bus	\leq			generation	2	selection	noue	and "01", t	
SBI0CR2 when write	interface control				0: Start		00: Port mo	ode		set signal is
when white	register2		\supset	$\backslash \square$	condition		01: SIO mo		generated	
		>			1: Stop condition		10: I ² C bus 11: (Reser			
	\sim	$\langle \rangle$					SIOF/	SEF/		
				$\left \left(\right. \right\rangle$			SBIM1	SBIM2	-	-
\land	Serial bus			\swarrow			R	/W		W
SBIOSR	interface	クー 、	\sum	\mathcal{N}			0	0	0	0
when read	status	((Transmit	Shift operation		
$\backslash $	register	1243H	\times	シ			status monitor 0: Stopped	status monitor 0: Stopped		
	\geq	(SIO mode)	\sim					1: Terminated		
	\checkmark	(Prohibit RMW)	\sim				in progress	in progress		
		rtivivv)					Serial bus		Always	Always
ODIOODO	Serial bus						operating i selection	mode	write "0".	write "0".
SBI0CR2	interface control						00: Port m	ode		
when write	register2						01: SIO mo	ode		
	5						10: I ² C bus 11: (Rese			
L							11. (Rese	iveu)		

I²C bus/Serial channel (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
		1244H	_ W	I2SBI0 R/W	//	//	//	//		//
		(l ² C mode)		0	\backslash	\backslash	\backslash	\sim	\sim	\backslash
	0.510	(Prohibit	Always	IDLE2				\sim		
SBI0BR0 baud rate	RMW)	write "0".	0: Abort 1: Operate							
	register 0	404411	-	-	/	/	/	\mathcal{H}		
		1244H (SIO mode)	W	R/W	/	/	/	Ľ		/
		(Prohibit	0	0	/		\int	$\frac{1}{2}$		
		RMW)	Always write "0".	Always write "0".				\bigcirc		
			P4EN	-		/	Ł			
			R/W	W	/	/	Z			
	SBI0		0	0			\mathcal{X}			
SBI0BR1 baud rate register 1	1245H	Clock control	Always write "0".		(Ó		7	
			0: Stop 1: Operate			$\langle 0 \rangle \langle 0 $				

92CM22-247

Symbol Name Address 7 4 3 2 0 6 5 1 EOCF ADBF ITM0 SCAN ADS REPEAT R/W R 0 0 0 0 0 0 0 0 0: Every AD Always Always AD AD Repeat Scan AD mode 1 time conversion conversion write "0". write "0". mode mode conversion ADMOD0 control 12B8H 1: Every end flag 0: Single 0: Fixed start busy flag register 0 4 times mode channel 0: Busy 0: End 1:Start 1: Repeat mode 1: Busy 1: End mode 1:Channe Always scan read as "0" mode VREFON ADCH2 ADCH1 ADCH0 I2AD R/W 0 0 0 0 0 0 0 0 IDLE2 Always Always Always Ladder Input channel write "0". write "0". write "0". resistance 0: Stop 000: AN0 AN0 0: OFF 1: Operate 001: AN1 AN0→AN1 1: ON 010: AN2 AN0→AN1→AN2 AD mode ADMOD1 12B9H control 011: AN3 AN0→AN1→AN2→AN3 register 1 100: AN4 AN0→AN1→AN2→AN3→ AN4 101: AN5 AN0→AN1→AN2→AN3→ AN4→AN5 110: AN6 AN0→AN1→AN2→AN3→ AN4→AN5→AN6 111: AN7 AN0→AN1→AN2→AN3→ AN4→AN5→AN6→AN7 ADTRG R/W 0 AD mode AD ADMOD2 12BAH control external register 2 trigger start control 0: Disable 1: Enable AD result ADR01 ADR00 ADR0RF ADREG0L 12A0H R register 0 R low Undefined 0 ADR09 ADR08 ADR07 ADR06 ADR05 ADR04 ADR03 ADR02 AD result ADREG0H register 0 12A1H R high Undefined ADR11 ADR10 ADR1RF AD result ADREG1L 12A2H register 1 (R R low Undefined 0 ADR19 ADR18 ADR17 ADR16 ADR15 ADR14 ADR13 ADR12 AD result ADREG1H 12A3H register 1 R high Undefined ADR21 ADR20 ADR2RF AD result ADREG2L 12A4H register 2 R R low Undefined 0 ADR26 ADR25 ADR22 AD result ADR29 ADR28 ADR27 ADR24 ADR23 ADREG2H 12A5H register 2 R high Undefined ADR31 ADR30 ADR3RF AD result ADREG3L 12A6H register 3 R R low Undefined 0 AD result ADR39 ADR38 ADR37 ADR36 ADR35 ADR34 ADR33 ADR32 ADREG3H 12A7H register 3 R high Undefined

AD converter (2/2)

						1						
Name	Address	7	6	5	4	3	2	1	0			
AD result		ADR41	ADR40						ADR4RF			
register 4	12A8H	F	र				/	/	R			
low		Unde	fined	/					0			
AD result		ADR49	ADR48	ADR47	ADR46	ADR45	ADR44	ADR43	ADR42			
register 4	12A9H				F	र	\sum					
high					Unde	efined	()					
AD result		ADR51	ADR50	/			\mathcal{T}		ADR5RF			
i oglotol o		F	र			\sim	$\sum_{i=1}^{n}$		R			
Low		Unde	fined	/		\downarrow	Ł	/	0			
AD result	jister 5 12ABH	ADR59	ADR58	ADR57	ADR56	ADR55	ADR54	ADR53	ADR52			
register 5			R									
ADREG5H register 5 high			Undefined									
AD result		ADR61	ADR60		$ \rightarrow $	\mathbb{Z}		\sim	ADR6RF			
register 6	12ACH	F	र					\swarrow	R			
low		Unde	fined	/	A		\neq	\downarrow	0			
AD result		ADR69	ADR68	ADR67	ADR66	ADR65	ADR64	ADR63	ADR62			
register 6	12ADH			(ર	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	//))				
high				1	Unde	efined	\sim	$\overline{\mathbf{U}}$				
AD result		ADR71	ADR70				\sum		ADR7RF			
register 7	12AEH	F	र	A	4		\searrow		R			
low		Unde	fined			γq	$\sum_{i=1}^{n}$	/	0			
AD result		ADR79	ADR78	ADR77	ADR76	ADR75	ADR74	ADR73	ADR72			
register 7	12AFH	R										
high					Unde	efined						
	AD result register 4 low AD result register 4 high AD result register 5 high AD result register 6 low AD result register 6 high AD result register 6 high AD result register 7 low	AD result register 4 low12A8HAD result register 4 high12A9HAD result register 5 Low12A9HAD result register 5 high12AAHAD result register 6 low12ABHAD result register 6 high12ACHAD result register 6 high12ACHAD result register 6 high12ACHAD result register 7 low12ACH	AD result ADR41 register 4 12A8H ADR41 low 12A8H Image: stars 4 AD result 12A9H ADR49 register 4 12A9H ADR49 register 4 12A9H Image: stars 4 high 12A9H Image: stars 4 AD result 12A9H Image: stars 4 register 5 12AAH Image: stars 4 Low 12ABH Image: stars 4 AD result 12ABH Image: stars 4 register 5 12ABH Image: stars 4 No result 12ABH Image: stars 4 register 6 12ABH Image: stars 4 Iow 12ABH Image: stars 4 AD result 12ABH Image: stars 4 register 6 12ABH Image: stars 4 Iow 12ABH Image: stars 4 AD result 12ADH Image: stars 4 AD result ADR69 Image: stars 4 register 7 12AEH Image: stars 4 Iow Image: stars 4 Image: stars 4 AD result Image: stars 4 Image: stars 4 register 7 12AEH Image: stars 4 Iow Image: stars 4 Image:	AD result register 4 lowADR41ADR40AD result register 4 high12A8HADR41ADR40AD result register 5 Low12A9HADR49ADR48AD result register 5 high12A8HADR51ADR50AD result register 5 	AD result register 4 low12A8H 12A8HADR41ADR40AD result register 4 high12A9H 12A9HADR49ADR48ADR47AD result register 5 Low12A9HADR51ADR50Image: Constraint of the second se	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	AD result register 4 low 12A8H ADR41 ADR40 R Undefined Undefined ADR41 ADR40 AD result register 4 high 12A9H ADR49 ADR48 ADR47 ADR46 ADR45 ADR44 AD result register 5 Low 12A9H ADR51 ADR50 R Nondefined ADR49 ADR49 ADR49 ADR49 ADR44 ADR54 ADR55 ADR55 ADR54 ADR55 ADR54 ADR64	AD result register 4 low AD result register 4 high AD result register 5 Low AD result register 5 high AD result register 6 low AD result register 6 high AD result register 6 high AD result register 6 high AD result register 6 high AD result register 6 high AD result register 7 high AD result register AD result			

		g timer											
Symbol	Name	Address	7	6	5	4	3	2	1	0			
			WDTE	WDTP1	WDTP0		-	I2WDT	RESCR	_			
				R/W					/W				
	WDT		1	0	0		0	0	0	0			
WDMOD	mode	1300H	WDT control	Select dete 00: 2 ¹⁵ /f _{IO}	cting time		Always write "0".	IDLE2	1: Internally connects	Always write "0".			
	register		1: Enable	01: 2 ¹⁷ /f _{IO}			inite e :	0: Stop 1: Operate		into o .			
				10: 2 ¹⁹ /f _{IO}				(())	reset pin.				
				11: 2 ²¹ /f _{IO}									
	WDT	1301H											
WDCR	control	(Prohibit											
	register	RMW)		B1H: WDT disable code 4E: WDT clear code									
						(7)	\rightarrow						

(11) Watchdog timer

6. Port Section Equivalent Circuit Diagram

Reading the circuit diagram

Basically, the gate symbols written are the same as those used for the standard CMOS logic IC [74HCXX] series.

The dedicated signal is described below.

STOP: This signal becomes active "1" when the halt mode setting register is set to the STOP mode and the CPU executes the HALT instruction. When the drive enable bit <DRVE> is set to "1", however, STOP remains at "0".

The input protection resistance ranges from several tens of ohms to several hundreds of ohms.

Data bus (D0 to D7), P1 (D8 to D15), P4 (A0 to A7), P5 (A8 to A15), P6 (A16 to A23), P76 (WAIT), PD2 (TB10UT0), PD3 (TB10UT1), PF6, and PF7



P90 (SCK), PC0 (TA0IN), PC1 (TA10UT/INT1), PC3 (INT0), PC5 (TA30UT/INT2), PC6 (TB00UT/INT3), PD0 (INT4/TB1IN0), PD1 (INT5/TB1IN1), PF1 (RXD0), PF2 (SCLK0/CTS0), PF4 (RXD1), and PF5 (SCLK1/CTS1)



■ P70 (RD), P71 (WRLL), P72 (WRLU), P73, P74 (CLKOUT), P75 (R/W), P80 (CS0), P81 (CS1), P82 (CS2), and P83 (CS3)



■ PF0 (TXD0) and PF3 (TXD1)



PG0 (AN0), PG1 (AN1), PG2 (AN2), PG3 (AN3/ADTRG), PG4 (AN4), PG5 (AN5), PG6 (AN6), and PG7 (AN7)



 $\bullet \quad X1 \text{ and } X2$



7. Points to Note and Restrictions

(1) Notation

1. The notation for built-in I/O registers is as follows register symbol <Bit symbol>.

Example: TA01RUN<TA0RUN> denotes bit TA0RUN of register TA01RUN.

2. Read-modify-write instructions (RMW)

An instruction in that the CPU reads data from memory and writes the data to the same memory location by using one instruction.

Example 1: SET	3, (TA01RUN)	. Set bit3 o	of TA01RUN.	
Example 2: INC	1, (100H) … Incr	ement the	e data at 100H.	
Examples of read-	modify-write instruct	ions on th	e TLCS-900	
Exchange inst	ruction			
EX (mem)	, R			1
		6		
Arithmetic ope	rations		$() \diamond (0) \diamond$	
ADD	(mem), R/#	ADC	(mem), R/#	
SUB	(mem), R/#	SBC	(mem), R/#	
INC	#3, (mem)	DEC	#3, (mem)	
Logic operatio	ns	\searrow	(/ /)	
AND	(mem), R/#	OR	(mem), R/#	
XOR	(mem), R/#	1 L		
Bit manipulation	on operations			
STCF	#3/A, (mem)	RES	#3, (mem)	
SET	#3, (mem)	CHG	#3, (mem)	
TSET	#3, (mem)	$\langle e \rangle$	\geq	
(()	7/~	$\langle \rangle$	~	
Rotate and sh		77~		
(RLC)	(mem) RRC	(mem)		
RL	(mem) RR	(mem)		
SLA	(mem) SRA	(mem)		
SLL	(mem) SRL	(mem)		
RLD	(mem) RRD	(mem)		
	~			

3. fOSCH, fc, fFPH, fSYS, and one state

The clock frequency that is inputted from X1 and X2 is called "fOSCH". The clock that is selected by PLLCR<FCSEL> register is called "fc".

The clock that selected by SYSCR1<SYSCK> is called "fFPH". The clock frequency that is give by "fFPH" divided by 2 is called "fSYS".

One cycle of "fSYS" is referred to as one state.

- (2) Points to note
 - a) AM0 and AM1 pins

This pin is connected to the VCC (Power supply level) or VSS (Ground level) pins. Do not alter the level when the pin is active.

b) Reservation area of address area

TMP92CM22 don't include reservation area.

c) Warm-up counter

The warm-up counter operates when STOP mode is released, even if the system is using an external oscillator. As a result a time equivalent to the warm-up time elapses between input of the release request and output of the system clock.

d) Watchdog timer

The watchdog timer starts operation immediately after a reset is released. When the watchdog timer is not to be used, disable it.

e) AD converter

The string resistor between the VREFH and VREFL pins can be cut by a program so as to reduce power consumption. When STOP mode is used, disable the resistor using the program before the HALT instruction is executed.

f) CPU (micro DMA)

Only the LDC cr, r and LDC r, cr instructions can be used to access the control registers in the CPU (e.g., the transfer source address register (DMASn)).

g) Undefined SFR bit

The value of an undefined bit in an SFR (Special function register) is undefined when read.

h) POP SR instruction

Please execute the POP SR instruction during DI condition.

8. Package Dimensions

P-LQFP100-144-0.50F

Unit: mm

