

July 2005

**Important Notices**

Thank you for your continued patronage of Toshiba microcontrollers.

This page gives you important information on using Toshiba microcontrollers. Please be sure to check each item for proper use of our products.

**► Restriction on Use of 8-bit Timers**

(July 2005)

\*If your datasheet is dated 20 February 2004 or earlier, please download the latest datasheet or request it from your local Toshiba office.

**► Datasheet Modifications regarding I<sup>2</sup>C Bus Mode Control**

(October 2004)

**► Datasheet Modifications: PWM Cycle of 8-bit Timers**

(October 2004)

\*If your datasheet is dated 19 February 2004 or earlier, please download the latest datasheet or request it from your local Toshiba office.

**TOSHIBA Microcontrollers 900 Family**

(TMP91CW12F) (TMP91PW12F) (TMP91CW12AF) (TMP91FY12AF) (TMP91C815F) (TMP91C016F)  
(TMP91CW18AF) (TMP91PW18AF) (TMP91C219F) (TMP91C820AF) (TMP91CY22F)  
(TMP91FY22F) (TMP91C824F) (TMP91C025F) (TMP91CK27U) (TMP91CP27U)  
(TMP91CP27RUG) (TMP91CU27U) (TMP91CU27RUG) (TMP91FY27U) (TMP91CW28FG)  
(TMP91CY28FG) (TMP91FY28FG) (TMP91C829F) (TMP91C630F)  
(TMP92C820FG) (TMP92CH21FG) (TMP92CM22FG) (TMP92CA25FG) (TMP92CM27FG)  
(TMP92CD54IF) (TMP92FD54AIF)  
(TMP94C241CF) (TMP94C251AF)

Dear Customer

July 2005

**Restriction on Use of 8-bit Timers**

With regard to our TLCS-900/L1 Series and TLCS-900/H1 Series of 16-bit microcontrollers, we have found that the following problem may occur when 8-bit timers are used under certain conditions.

**[Problem]**

If the timer register of an 8-bit timer is updated under the following conditions, the timer flip-flop may output an unexpected value.

**[Conditions]**

This problem occurs if all the following conditions are met:

- When the 8-bit timer is used in PWM or PPG mode
- When the double buffer is enabled
- When the data in the register buffer is updated immediately before an overflow occurs in the up-counter

**[Workaround]**

This problem can be avoided by software by using either of the following methods:

(1) Disable the double buffer.

(After reset the double buffer is initially disabled.)

(2) Observe the following timing requirement when writing new data to the register buffer:

- a) In the case of using PWM mode

Write new data to the register buffer by six cycles before the next overflow occurs, using the interrupt routine to be activated by an overflow interrupt.

- b) In the case of using PPG mode

Write new data to the register buffer by six cycles before the next cycle compare match occurs, using the interrupt routine to be activated by a cycle compare match interrupt (\*).

(\* ) An interrupt that specifies when to transfer data from the register buffer to the timer register


**[Note]**

When the double buffer is enabled for an 8-bit timer in PWM or PPG mode, caution is required as explained below.

If new data is written to the register buffer immediately before an overflow occurs by a match between the timer register value and the up-counter value, the timer flip-flop may output an unexpected value.

For this reason, make sure that in PWM mode new data is written to the register buffer by six cycles ( $f_{sys} \times 6$ ) before the next overflow occurs by using an overflow interrupt.

In the case of using PPG mode, make sure that new data is written to the register buffer by six cycles before the next cycle compare match occurs by using a cycle compare match interrupt.

Example when using PWM mode

**TOSHIBA Microcontrollers  
900 Family  
(TMP91PW18A) (TMP91CW18A)**

October 2004

## Datasheet Modifications: I<sup>2</sup>C Bus Mode Control

The following modifications (shown in red) will be made to the technical datasheets in the next revision.

- In the explanation of the serial bus interface control register 1 in “3.10.4 I<sup>2</sup>C Bus Mode Control”, “3.11.4 I<sup>2</sup>C Bus Mode Control”, and “3.12.4 I<sup>2</sup>C Bus Mode Control”

1. Delete the setting examples where the serial clock frequency exceeds 100 kHz.
2. Add the following note.

Internal serial clock selection <SCK2:0> at write			
000	n=5	(Note) - (Note) - (Note)	
001	n=6	60.6 kHz	
010	n=7		
011	n=8	30.8 kHz	
100	n=9	15.5 kHz	
101	n=10	7.78 kHz	
110	n=11	(Reserved)	
111			

System clock: fc  
Clock gear: fc/1  
fc = 16 MHz  
(internal SCL output)  
$$fscl = \frac{fc}{2^n + 8} [ Hz ]$$

**Note:** This I<sup>2</sup>C bus circuit does not support the Fast mode. It supports the Standard mode only. Although the I<sup>2</sup>C bus circuit itself allows the setting of a baud rate over 100 kbps, the compliance with the I<sup>2</sup>C specification is not guaranteed in that case.

- In “3.10.5 Control in I<sup>2</sup>C Bus Mode”, “3.11.5 Control in I<sup>2</sup>C Bus Mode”, and “3.12.5 Control in I<sup>2</sup>C Bus Mode”

1. Add the following sentence about the communication baud rate.
2. Modify the equations as shown below.

### (3) Serial clock

#### 1. Clock source

SBI0CR1X<SCK2:0> is used to specify the maximum transfer frequency for output on the SCL pin in Master mode. Set a communication baud rate that meets the I<sup>2</sup>C bus specification, such as the shortest pulse width of t<sub>LOW</sub>, based on the equations shown below.

$$\begin{aligned}t_{LOW} &= 2^{n-1} / f_{SBI} \\t_{HIGH} &= 2^{n-1} / f_{SBI} + 8 / f_{SBI} \\fscl &= 1 / (t_{LOW} + t_{HIGH}) \\&= \frac{f_{SBI}}{2^n + 8}\end{aligned}$$

**TOSHIBA Microcontrollers 900 Family**  
 (TMP91CW12) (TMP91PW12) (TMP91CW12A) (TMP91FY12A) (TMP91C815)  
 (TMP91C016) (TMP91CW18A) (TMP91PW18A) (TMP91C219)  
 (TMP91C820A) (TMP91CY22) (TMP91FY22) (TMP91CY23I) (TMP91C824) (TMP91C025)  
 (TMP91CP27) (TMP91FY27) (TMP91CW28) (TMP91CY28) (TMP91FY28)  
 (TMP91C829) (TMP91C630) (TMP91CP82T) (TMP91PP82T)  
 (TMP92C820) (TMP92CH21) (TMP92CM22)  
 (TMP92CW53I) (TMP92CW53AI) (TMP94FD53) (TMP92FD54AI) (TMP92CD54I)

Dear Customer

October 2004

### Datasheet Modifications: PWM Cycle of 8-bit Timers

With regard to the TLCS-900/L1 and TLCS-900/H1 microcontrollers listed above, please be advised of the modifications to be made to the technical datasheets about the PWM cycle of 8-bit timers in PWM mode.

#### [Modifications to be made]

In the datasheet the PWM cycle of 8-bit timers when used in PWM mode is described as “ $2^{n-1}$ ”. This should be corrected to “ $2^n$ ” as shown below.

TMRA01Mode Register								
TA01MOD (xxxxH)	7	6	5	4	3	2	1	0
bit Symbol	TA01M1	TA01M0	PWM01	PWM00	TA1CLK1	TA1CLK0	TA0CLK1	TA0CLK0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0
Function	Operation mode 00: 8-bit timer mode 01: 16-bit timer mode 10: 8-bit PPG 11: 8-bit PWM	PWM cycle 00: Reserved 01: $2^6-1$ 10: $2^7-1$ 11: $2^8-1$	Source clock for TMRA1 00: TA0TRG 01: $\phi T1$ 10: $\phi T16$ 11: $\phi T256$	Source clock for TMRA0 00: TA0IN pin 01: $\phi T1$ 10: $\phi T4$ 11: $\phi T16$				


(The mode register for 8-bit timer TMRA01 is shown here as an example.)

PWM cycle  
00: Reserved  
01:  $2^6$   
10:  $2^7$   
11:  $2^8$

**Correct**

#### [Operation]

Waveform in PWM mode (in the case of 8-bit timer TMRA01)



Datasheet  
PWM cycle:  $2^{n-1}$        $\iff$       Actual cycle  
 $2^n$