

October 2004

Important Notices

Thank you for your continued patronage of Toshiba microcontrollers.

This page gives you important information on using Toshiba microcontrollers. Please be sure to check each item for proper use of our products.

► Datasheet Modifications regarding I²C Bus Mode Control (October 2004)

*If your datasheet is dated 8 January 2002 or earlier, please download the latest datasheet or request it from your local Toshiba office.

TOSHIBA Microcontrollers

870 Family

(TMP87C409BN) (TMP87C409BM) (TMP87C809BN) (TMP87C809BM) (TMP87P809)
(TMP87CH48U) (TMP87CH48DF) (TMP87CM48U) (TMP87CM48DF) (TMP87CH48I)
(TMP87PH48U) (TMP87PH48DF) (TMP87PM48U) (TMP87PM48DF)

October 2004

Datasheet Modifications: I²C Bus Mode Control

The following modifications (shown in red) will be made to the technical datasheets in the next revision.

Section: "I²C Bus Mode Control"

▪ In the explanation of the Serial Bus Interface Control Register 1

1. Delete the setting examples where the serial clock frequency exceeds 100 kHz.
2. Add the following note.

SCK	Serial clock selection	<table border="1"><tr><td>000 : Reserved</td><td>(Note)</td></tr><tr><td>001 : Reserved</td><td>(Note)</td></tr><tr><td>010 : 58.8</td><td>kHz</td></tr><tr><td>011 : 30.3</td><td>kHz</td></tr><tr><td>100 : 15.4</td><td>kHz</td></tr><tr><td>101 : 7.75</td><td>kHz</td></tr><tr><td>110 : 3.89</td><td>kHz</td></tr><tr><td>111 : reserved</td><td></td></tr></table>	000 : Reserved	(Note)	001 : Reserved	(Note)	010 : 58.8	kHz	011 : 30.3	kHz	100 : 15.4	kHz	101 : 7.75	kHz	110 : 3.89	kHz	111 : reserved		at fc = 8MHz (Output on SCL pin)	Write-only
000 : Reserved	(Note)																			
001 : Reserved	(Note)																			
010 : 58.8	kHz																			
011 : 30.3	kHz																			
100 : 15.4	kHz																			
101 : 7.75	kHz																			
110 : 3.89	kHz																			
111 : reserved																				

Note: This I²C bus circuit does not support the Fast mode. It supports the Standard mode only. Although the I²C bus circuit itself allows the setting of a baud rate over 100 kbps, the compliance with the I²C specification is not guaranteed in that case.

▪ In "(3) Serial clock"

1. Add the following sentence about the communication baud rate.

a. Clock source

The SCK (bits 2 to 0 in the SBICR1) is used to select a maximum transfer frequency outputted on the SCL pin in the master mode. Set a communication baud rate that meets the I²C bus specification, such as the shortest pulse width of t_{LOW}, based on the equations shown below.

In both master mode and slave mode, a pulse width of at least 4 machine cycles is required for both "H" and "L" levels.

$$\begin{aligned}t_{LOW} &= 2^n/f_c \\t_{HIGH} &= 2^n/f_c + 8/f_c \\fscl &= 1/(t_{LOW} + t_{HIGH})\end{aligned}$$