

32-bit RISC Microcontroller

TMPPM4K Group(2)

Reference Manual

Input/Output Ports

(PORT-M4K(2))

Revision 1.2

2019-06

TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION

Contents

Preface	5
Related document	5
Conventions	6
Terms and Abbreviations	8
1. Outlines	9
2. Function	9
2.1. Clock supply	9
3. Signal connection list	10
4. Registers	19
4.1. List of Register	20
4.2. List of Port Functions and Settings	23
4.2.1. Setting of using the alternated pin	23
4.2.2. PORT A	24
4.2.3. PORT B	25
4.2.4. PORT C	26
4.2.5. PORT D	28
4.2.6. PORT E	29
4.2.7. PORT F	30
4.2.8. PORT G	32
4.2.9. PORT H	33
4.2.10. PORT J	34
4.2.11. PORT K	35
4.2.12. PORT L	36
4.2.13. PORT M	37
4.2.14. PORT N	38
4.2.15. PORT P	39
4.2.16. PORT R	40
4.2.17. PORT T	41
4.2.18. PORT U	42
4.2.19. PORT V	44
4.2.20. PORT W	45
5. Block Diagrams of Ports	46
5.1. Type FT1a	47
5.2. Type FT2a	48
5.3. Type FT2c	49
5.4. Type FT3a	50
5.5. Type FT4a	51
5.6. Type FT5a	52
5.7. Type FT6a	54
5.8. Type FT11a	53
6. Precaution	54

6.1. Pin status during a reset period	55
6.2. Unused pin	55
6.3. Important points of using debug interface pins used as general-purpose ports.....	55
7. Revision History	56
RESTRICTIONS ON PRODUCT USE.....	58

List of Figures

Figure 5.1	Port Type FT1a	47
Figure 5.2	Port Type FT2a	48
Figure 5.3	Port Type FT2c	49
Figure 5.4	Port Type FT3a	50
Figure 5.5	Port Type FT4a	51
Figure 5.6	Port Type FT5a	52
Figure 5.7	Port Type FT6a	54
Figure 5.8	Port Type FT11a	53

List of Tables

Table 3.1	Signal connection list(1/9)	10
Table 3.2	Signal connection list (2/9)	11
Table 3.3	Signal connection list(3/9)	12
Table 3.4	Signal connection list(4/9)	13
Table 3.5	Signal connection list(5/9)	14
Table 3.6	Signal connection list(6/9)	15
Table 3.7	Signal connection list(7/9)	16
Table 3.8	Signal connection list(8/9)	17
Table 3.9	Signal Connection list(9/9)	18
Table 4.1	Ports base address	20
Table 4.2	Register List	21
Table 4.3	Port A registers setting	24
Table 4.4	Port B registers setting	25
Table 4.5	Port C registers setting	26
Table 4.6	Port D registers setting	28
Table 4.7	Port E registers setting	29
Table 4.8	Port F registers setting	30
Table 4.9	Port G registers setting	32
Table 4.10	Port H registers setting	33
Table 4.11	Port J registers setting	34
Table 4.12	Port K registers setting	35
Table 4.13	Port L registers setting	36
Table 4.14	Port M registers setting	37
Table 4.15	Port N registers setting	38
Table 4.16	Port P registers setting	39
Table 4.17	Port R registers setting	40
Table 4.18	Port T registers setting	41
Table 4.19	Port U registers setting	42
Table 4.20	Port V registers setting	44
Table 4.21	Port W registers setting	45
Table 7.1	Revision History	56

Preface

Related document

Document name
Product Information
Clock Control and Operation Mode
Exception
Flash Memory
I ² C Interface
Serial Peripheral Interface
12-bit Analog to Digital Converter
32-bit Timer Event Counter
Asynchronous Serial Communication Circuit
Advanced Programmable Motor Control Circuit
Advanced Encoder Input Circuit (32bit)
CAN Controller
Debug Interface
Non Break Debug Interface

Conventions

- Numeric formats follow the rules as shown below:
 - Hexadecimal: 0xABCD
 - Decimal: 123 or 0d123 – Only when it needs to be explicitly shown that they are decimal numbers.
 - Binary: 0b111 – It is possible to omit the "0b" when the number of bit can be distinctly understood from a sentence.
- "_N" is added to the end of signal names to indicate low active signals.
- It is called "assert" that a signal moves to its active level, "deassert" to its inactive level.
- When two or more signal names are referred, they are described like as [m: n].
 - Example: S[3: 0] shows four signal names S3, S2, S1 and S0 together.
- The characters surrounded by [] defines the register.
 - Example: [ABCDJ]
- "n" substitutes suffix number of two or more same kind of registers, fields, and bit names.
 - Example: [XYZ1], [XYZ2], [XYZ3] → [XYZn]
- "x" substitutes suffix number or character of units and channels in the Register List.
 - In case of unit, "x" means A, B, and C ...
 - Example: [ADACR0], [ADBCR0], [ADCCR0] → [ADxCR0]
 - In case of channel, "x" means 0, 1, and 2 ...
 - Example: [T32A0RUNA], [T32A1RUNA], [T32A2RUNA] → [T32AxRUNA]
- The bit range of a register is written like as [m: n].
 - Example: Bit[3: 0] expresses the range of bit 3 to 0.
- The configuration value of a register is expressed by either the hexadecimal number or the binary number.
 - Example: [ABCDJ]<EFG>=0x01 (hexadecimal), [XYZn]<vw>=1 (binary)
- Word and Byte represent the following bit length.
 - Byte: 8 bits
 - Half word: 16 bits
 - Word: 32 bits
 - Double word: 64 bits
- Properties of each bit in a register are expressed as follows:
 - R: Read only
 - W: Write only
 - R/W: Read and Write are possible
- Unless otherwise specified, register access supports only word access.
- The register defined as reserved must not be rewritten. Moreover, do not use the read value.
- The value read from the bit having default value of "-" is unknown.
- When a register containing both of writable bits and read-only bits is written, read-only bits should be written with their default value. In the cases that default is "-", follow the definition of each register.
- Reserved bits of the Write-only register should be written with their default value.
 - In the cases that default is "-", follow the definition of each register.
- Do not use read-modified-write processing to the register of a definition which is different by writing and read out.

Arm, Cortex and Thumb are registered trademarks of Arm Limited (or its subsidiaries) in the US
and/or elsewhere. All rights reserved.



The Flash memory uses the Super Flash® technology under license from Silicon Storage Technology, Inc.
Super Flash® is registered trademark of Silicon Storage Technology, Inc.

All other company names, product names, and service names mentioned herein may be trademarks of their
respective companies.

Terms and Abbreviations

Some of abbreviations used in this document are as follows:

CAN	Controller Area Network
I ² C	Inter-Integrated Circuit
JTAG	Joint Test Action Group
NBDIF	Non Break Debug Interface
SW	Serial Wire

1. Outlines

It is described the register and setting of port. A list of the functions is indicated below.

Function Classification	Function	Description
Port	-	Programmable pull-up/Programmable pull-down/Open-drain output are possible.
Peripheral Function pins	Clock Output	System clock output is possible.
	External Interrupt	Interrupt pin has a noise filter(Filter width 30ns Typ.).
	32-bit Timer Event Counter	Input capture input pin. Timer output pin.
	Serial Peripheral Interface	Chip select Input 1pin, Chip select Output 2pin, Data input pin, Data output pin, Clock input/output pin
	Asynchronous Serial Communication Circuit	Data input pin, Data output pin, Handshake function pins.
	I ² C Interface	Data input/output pin, Clock input/output pin
	CAN Controller	Data input pin, Data output pin
	Analog to Digital Converter	Analog input pin
	Advanced Programmable Motor Control Circuit	X/Y/Z phase output pins, U/V/W phase output pins, EMG detection input pin, Overvoltage detection input pin.
	Advanced Encoder Input Circuit (32-bit)	Encoder input pin
Debug pins	Trigger Input	External trigger input pin
	JTAG	Test select input pin, Serial clock input pin, Serial data output pin, Serial data input pin, Test reset pin
	SW	Serial wire data input/output pin, Serial wire clock input pin, Serial wire viewer output pin
	Trace	Trace clock output pin, Trace data output 4pins.
Control pins	NBDIF	NBD synchronous input pin, NBD clock input pin, NBD data output 4pins.
	Clock Control	High speed resonator connection pin, External High speed clock input
	BOOT mode control	BOOT mode control pin

2. Function

2.1. Clock supply

When PORT is used, the corresponding clock enable bits should be set to "1" (Clock supply) in fsys supply stop register A (*[CGFSYSENA]*,*[CGFSYSMENA]*), fsys supply stop register B (*[CGFSYSENB]*,*[CGFSYSMENB]*), and fc supply stop register (*[CGFCEN]*). The corresponding registers and the bit locations depend on a product. Some products do not have all registers. For the details, refer to "Clock Control and Operation Mode" in the Reference manual.

3. Signal connection list

This table is sorted the function pins by the signal name of the block diagram which is described each reference manual. Register setting of the peripherals function is being explained in the port order, so please use for a reverse lookup of port name.

The numerical value shows the pin number.

Table 3.1 Signal connection list(1/9)

Related Reference Manual	Function pin name	Port name	M4KQ (LQFP144)	M4KP (LQFP128)	M4KN (QFP100)	M4KN (LQFP100)	M4KM (LQFP80)	M4KL (LQFP64)
Asynchronous Serial Communication Circuit	UT0RXD	PC0	70	63	49	46	39	31
		PC1	71	64	50	47	40	32
	UT0TXDA	PN0	9	10	12	9	9	-
		PN1	10	11	13	10	10	-
	UT0CTS_N	PC1	71	64	50	47	40	32
		PC0	70	63	49	46	39	31
		PN1	10	11	13	10	10	-
		PN0	9	10	12	9	9	-
	UT0RTS_N	PD2	99	92	69	66	-	-
		PN2	11	12	14	11	11	-
	UT1RXD	PD3	100	93	70	67	-	-
		PV1	13	14	16	13	-	-
	UT1TXDA	PC4	74	67	53	50	43	-
		PC5	75	68	54	51	44	-
		PU5	6	7	9	6	7	7
		PU6	7	8	10	7	8	8
	UT1CTS_N	PC5	75	68	54	51	44	-
		PC4	74	67	53	50	43	-
		PU6	7	8	10	7	8	8
		PU5	6	7	9	6	7	7
	UT1RTS_N	PU4	5	6	8	5	6	6
		PV3	15	16	-	-	-	-
	UT2RXD	PU3	4	5	7	4	5	5
		PV2	14	15	-	-	-	-
	UT2TXDA	PF0	144	1	3	100	1	1
		PF1	143	128	2	99	80	64
		PU0	1	2	4	1	2	2
		PU1	2	3	5	2	3	3
	UT2CTS_N	PF1	143	128	2	99	80	64
		PF0	144	1	3	100	1	1
		PU1	2	3	5	2	3	3
		PU0	1	2	4	1	2	2
	UT2RTS_N	PR4	125	-	-	-	-	-
		PT7	93	86	-	-	-	-
	UT2CTS_N	PR3	124	-	-	-	-	-
		PT6	92	85	-	-	-	-

Table 3.2 Signal connection list (2/9)

Related Reference Manual	Function pin name	Port name	M4KQ (LQFP144)	M4KP (LQFP128)	M4KN (QFP100)	M4KN (LQFP100)	M4KM (LQFP80)	M4KL (LQFP64)
Asynchronous Serial Communication Circuit	UT3RXD	PF3	141	126	100	97	79	-
		PF4	140	125	99	96	78	-
		PF6	138	123	97	94	77	-
		PF7	137	122	96	93	76	-
	UT3TXDA	PF4	140	125	99	96	78	-
		PF3	141	126	100	97	79	-
		PF7	137	122	96	93	76	-
		PF6	138	123	97	94	77	-
	UT3CTS_N	PP7	33	26	-	-	-	-
		PW7	23	-	-	-	-	-
I ² C Interface	I2C0SDA	PC0	70	63	49	46	39	31
		PT0	86	79	-	-	-	-
	I2C0SCL	PC1	71	64	50	47	40	32
		PT1	87	80	-	-	-	-
	I2C1SDA	PD3	100	93	70	67	-	-
		PU0	1	2	4	1	2	2
	I2C1SCL	PD4	101	94	71	68	-	-
		PU1	2	3	5	2	3	3
Serial Peripheral Interface	TSPI0RXD	PA2	27	20	20	17	15	10
		PC3	73	66	52	49	42	34
	TSPI0TXD	PA3	28	21	21	18	16	11
		PC4	74	67	53	50	43	-
	TSPI0SCK	PA4	29	22	22	19	17	12
		PC5	75	68	54	51	44	-
	TSPI0CSIN	PA0	25	18	18	15	13	-
		PC7	77	70	56	53	-	-
	TSPI0CS0	PC2	72	65	51	48	41	33
	TSPI0CS1	PA1	26	19	19	16	14	-
		PC6	76	69	55	52	-	-
	TSPI1RXD	PG4	107	100	77	74	58	46
		PV1	13	14	16	13	-	-
	TSPI1TXD	PG5	108	101	78	75	59	47
		PV2	14	15	-	-	-	-
	TSPI1SCK	PG6	109	102	79	76	60	48
		PV3	15	16	-	-	-	-
	TSPI1CSIN	PG3	106	99	76	73	57	45
		PV0	12	13	15	12	-	-
CAN	TSPI1CS0	PG2	105	98	75	72	56	44
		PP6	32	25	-	-	-	-
	TSPI1CS1	PG1	104	97	74	71	55	-
		PP7	33	26	-	-	-	-
	CANRX	PE1	111	104	81	78	-	-
	CANTX	PE0	110	103	80	77	-	-

Table 3.3 Signal connection list(3/9)

Related Reference Manual	Function pin name	Port name	M4KQ (LQFP144)	M4KP (LQFP128)	M4KN (QFP100)	M4KN (LQFP100)	M4KM (LQFP80)	M4KL (LQFP64)
32-bit Timer Event Counter	T32A00INA0	PA2	27	20	20	17	15	10
		PT0	86	79	-	-	-	-
	T32A00INA1	PT2	88	81	-	-	-	-
	T32A00OUTA	PA3	28	21	21	18	16	11
		PT1	87	80	-	-	-	-
	T32A00INB0	PA0	25	18	18	15	13	-
		PT3	89	82	-	-	-	-
	T32A00INB1	PA1	26	19	19	16	14	-
		PT4	90	83	-	-	-	-
	T32A00OUTB	PA4	29	22	22	19	17	12
		PT5	91	84	-	-	-	-
	T32A00INC0	PA2	27	20	20	17	15	10
		PT0	86	79	-	-	-	-
	T32A00INC1	PT2	88	81	-	-	-	-
	T32A00OUTC	PA3	28	21	21	18	16	11
		PT1	87	80	-	-	-	-
	T32A01INA0	PF3	141	126	100	97	79	-
		PP3	120	113	-	-	-	-
	T32A01INA1	PF5	139	124	98	95	-	-
		PP5	31	24	-	-	-	-
	T32A01OUTA	PF4	140	125	99	96	78	-
		PP4	30	23	-	-	-	-
	T32A01INB0	PF6	138	123	97	94	77	-
		PR5	126	-	-	-	-	-
	T32A01INB1	PF7	137	122	96	93	76	-
		PR6	127	-	-	-	-	-
	T32A01OUTB	PR7	128	-	-	-	-	-
		PV0	12	13	15	12	-	-
	T32A01INC0	PF3	141	126	100	97	79	-
		PP3	120	113	-	-	-	-
	T32A01INC1	PF5	139	124	98	95	-	-
		PP5	31	24	-	-	-	-
	T32A01OUTC	PF4	140	125	99	96	78	-
		PP4	30	23	-	-	-	-

Table 3.4 Signal connection list(4/9)

Related Reference Manual	Function pin name	Port name	M4KQ (LQFP144)	M4KP (LQFP128)	M4KN (QFP100)	M4KN (LQFP100)	M4KM (LQFP80)	M4KL (LQFP64)
32-bit Timer Event Counter	T32A02INA0	PC0	70	63	49	46	39	31
		PU1	2	3	5	2	3	3
	T32A02INA1	PC6	76	69	55	52	-	-
		PU5	6	7	9	6	7	7
	T32A02OUTA	PC1	71	64	50	47	40	32
		PU2	3	4	6	3	4	4
	T32A02INB0	PC7	77	70	56	53	-	-
		PU3	4	5	7	4	5	5
	T32A02INB1	PD0	97	90	67	64	-	-
		PU0	1	2	4	1	2	2
	T32A02OUTB	PD1	98	91	68	65	-	-
		PU4	5	6	8	5	6	6
	T32A02INC0	PC0	70	63	49	46	39	31
		PU1	2	3	5	2	3	3
	T32A02INC1	PC6	76	69	55	52	-	-
		PU4	5	6	8	5	6	6
	T32A02OUTC	PC1	71	64	50	47	40	32
		PU2	3	4	6	3	4	4
	T32A03INA0	PD2	99	92	69	66	-	-
		PE1	111	104	81	78	62	50
	T32A03INA1	PD3	100	93	70	67	-	-
		PE3	113	106	83	80	64	52
	T32A03OUTA	PC2	72	65	51	48	41	33
		PE2	112	105	82	79	63	51
	T32A03INB0	PD4	101	94	71	68	-	-
		PE4	114	107	84	81	65	53
	T32A03INB1	PD5	102	95	72	69	-	-
		PE5	115	108	85	82	66	54
	T32A03OUTB	PC3	73	66	52	49	42	34
		PE6	116	109	86	83	67	55
	T32A03INC0	PD2	99	92	69	66	-	-
		PE1	111	104	81	78	62	50
	T32A03INC1	PD3	100	93	70	67	-	-
		PE3	113	106	83	80	64	52
	T32A03OUTC	PC2	72	65	51	48	41	33
		PE2	112	105	82	79	63	51

Table 3.5 Signal connection list(5/9)

Related Reference Manual	Function pin name	Port name	M4KQ (LQFP144)	M4KP (LQFP128)	M4KN (QFP100)	M4KN (LQFP100)	M4KM (LQFP80)	M4KL (LQFP64)
32-bit Timer Event Counter	T32A04INA0	PG0	103	96	73	70	54	-
		PW0	16	-	-	-	-	-
	T32A04INA1	PG1	104	97	74	71	55	-
		PW2	18	-	-	-	-	-
	T32A04OUTA	PG2	105	98	75	72	56	44
		PW1	17	-	-	-	-	-
	T32A04INB0	PG4	107	100	77	74	58	46
		PW3	19	-	-	-	-	-
	T32A04INB1	PG5	108	101	78	75	59	47
		PW4	20	-	-	-	-	-
	T32A04OUTB	PG3	106	99	76	73	57	45
		PW5	21	-	-	-	-	-
	T32A04INC0	PG0	103	96	73	70	54	-
		PW0	16	-	-	-	-	-
	T32A04INC1	PG1	104	97	74	71	55	-
		PW2	18	-	-	-	-	-
	T32A04OUTC	PG2	105	98	75	72	56	44
		PW1	17	-	-	-	-	-
	T32A05INA0	PF0	144	1	3	100	1	1
		PN0	9	10	12	9	9	-
	T32A05INA1	PF2	142	127	1	98	-	-
		PN2	11	12	14	11	11	-
	T32A05OUTA	PF1	143	128	2	99	80	64
		PN1	10	11	13	10	10	-
	T32A05INB0	PP0	96	89	-	-	-	-
		PR0	121	-	-	-	-	-
	T32A05INB1	PP1	118	111	-	-	-	-
		PR1	122	-	-	-	-	-
	T32A05OUTB	PP2	119	112	-	-	-	-
		PR2	123	-	-	-	-	-
	T32A05INC0	PF0	144	1	3	100	1	1
		PN0	9	10	12	9	9	-
	T32A05INC1	PF2	142	127	1	98	-	-
		PN2	11	12	14	11	11	-
	T32A05OUTC	PF1	143	128	2	99	80	64
		PN1	10	11	13	10	10	-

Table 3.6 Signal connection list(6/9)

Related Reference Manual	Function pin name	Port name	M4KQ (LQFP144)	M4KP (LQFP128)	M4KN (QFP100)	M4KN (LQFP100)	M4KM (LQFP80)	M4KL (LQFP64)
12-bit Analog to Digital Converter	AINA00	PM7	49	42	-	-	-	-
	AINA01	PM6	48	41	-	-	-	-
	AINA02	PM5	47	40	-	-	-	-
	AINA03	PM4	46	39	-	-	-	-
	AINA04	PM3	45	38	-	-	-	-
	AINA05	PM2	44	37	33	30	-	-
	AINA06	PM1	43	36	32	29	-	-
	AINA07	PM0	42	35	31	28	-	-
	AINA08	PL7	41	34	30	27	25	20
	AINA09	PL6	40	33	29	26	24	19
	AINA13	PL5	39	32	28	25	23	18
	AINA14	PL3	37	30	26	23	21	16
	AINA15	PL1	35	28	24	21	19	14
	AINA16	PL0	34	27	23	20	18	13
	AINA17	PL2	36	29	25	22	20	15
	AINA18	PL4	38	31	27	24	22	17
	AINB00	PK0	61	54	42	39	34	27
	AINB01	PK1	60	53	41	38	33	26
	AINB02	PK2	59	52	40	37	32	25
	AINB03	PK3	58	51	39	36	31	-
	AINB04	PK4	57	50	38	35	30	-
	AINB05	PK5	56	49	-	-	-	-
	AINB06	PK6	55	48	-	-	-	-
	AINB07	PK7	54	47	-	-	-	-
	AINC00	PJ0	69	62	48	45	38	30
	AINC01	PJ1	68	61	47	44	37	29
	AINC02	PJ2	67	60	46	43	36	28
	AINC03	PJ3	66	59	45	42	35	-
	AINC04	PJ4	65	58	44	41	-	-
	AINC05	PJ5	64	57	43	40	-	-
	AINC06	PJ6	63	56	-	-	-	-
	AINC07	PJ7	62	55	-	-	-	-

Table 3.7 Signal connection list(7/9)

Related Reference Manual	Function pin name	Port name	M4KQ (LQFP144)	M4KP (LQFP128)	M4KN (QFP100)	M4KN (LQFP100)	M4KM (LQFP80)	M4KL (LQFP64)
Exception	INT00	PA2	27	20	20	17	15	10
	INT01b	PA3	28	21	21	18	16	11
	INT01a	PA4	29	22	22	19	17	12
	INT02a	PC1	71	64	50	47	40	32
	INT02b	PC6	76	69	55	52	-	-
	INT03a	PC3	73	66	52	49	42	34
	INT03b	PD2	99	92	69	66	-	-
	INT04b	PE1	111	104	81	78	62	50
	INT04a	PE3	113	106	83	80	64	52
	INT05a	PE5	115	108	85	82	66	54
	INT05b	PE6	116	109	86	83	67	55
	INT06a	PF1	143	128	2	99	80	64
	INT06b	PF2	142	127	1	98	-	-
	INT07a	PU1	2	3	5	2	3	3
	INT07b	PU2	3	4	6	3	4	4
	INT08a	PU3	4	5	7	4	5	5
	INT08b	PU4	5	6	8	5	6	6
	INT09	PU6	7	8	10	7	8	8
	INT10	PC2	72	65	51	48	41	33
	INT11a	PE4	114	107	84	81	65	53
	INT11b	PE5	115	108	85	82	66	54
	INT12	PU0	1	2	4	1	2	2
	INT13	PU5	6	7	9	6	7	7
	INT14a	PF4	140	125	99	96	78	-
	INT14b	PF5	139	124	98	95	-	-
	INT15	PA1	26	19	19	16	14	-
	INT16a	PN1	10	11	13	10	10	-
	INT16b	PN2	11	12	14	11	11	-
	INT17b	PD0	97	90	67	64	-	-
	INT17a	PD1	98	91	68	65	-	-
	INT18b	PD4	101	94	71	68	-	-
	INT18a	PD5	102	95	72	69	-	-
	INT19a	PP1	118	111	-	-	-	-
	INT19b	PP2	119	112	-	-	-	-
	INT20b	PW3	19	-	-	-	-	-
	INT20a	PW4	20	-	-	-	-	-
	INT21	PG3	106	99	76	73	57	45

Table 3.8 Signal connection list(8/9)

Related Reference Manual	Function pin name	Port name	M4KQ (LQFP144)	M4KP (LQFP128)	M4KN (QFP100)	M4KN (LQFP100)	M4KM (LQFP80)	M4KL (LQFP64)
Advanced Programmable Motor Control Circuit	EMG0	PB6	84	77	63	60	51	41
	OVV0	PB7	85	78	64	61	-	-
	UO0	PB0	78	71	57	54	45	35
	VO0	PB2	80	73	59	56	47	37
	WO0	PB4	82	75	61	58	49	39
	XO0	PB1	79	72	58	55	46	36
	YO0	PB3	81	74	60	57	48	38
	ZO0	PB5	83	76	62	59	50	40
	PMD0DBG	PB7	85	78	64	61	-	-
		PC2	72	65	51	48	41	33
	EMG1	PE6	116	109	86	83	67	55
	OVV1	PE7	117	110	87	84	-	-
	UO1	PE0	110	103	80	77	61	49
	VO1	PE2	112	105	82	79	63	51
	WO1	PE4	114	107	84	81	65	53
	XO1	PE1	111	104	81	78	62	50
	YO1	PE3	113	106	83	80	64	52
	ZO1	PE5	115	108	85	82	66	54
	PMD1DBG	PC3	73	66	52	49	42	34
		PE7	117	110	87	84	-	-
	EMG2	PU6	7	8	10	7	8	8
	OVV2	PU7	8	9	11	8	-	-
	UO2	PU0	1	2	4	1	2	2
	VO2	PU2	3	4	6	3	4	4
	WO2	PU4	5	6	8	5	6	6
	XO2	PU1	2	3	5	2	3	3
	YO2	PU3	4	5	7	4	5	5
	ZO2	PU5	6	7	9	6	7	7
	PMD2DBG	PA2	27	20	20	17	15	10
		PU7	8	9	11	8	-	-
Advanced Encoder Input Circuit(32-bit)	ENC0A	PN0	9	10	12	9	9	-
		PP3	120	113	-	-	-	-
	ENC0B	PN1	10	11	13	10	10	-
		PP4	30	23	-	-	-	-
	ENC0Z	PN2	11	12	14	11	11	-
		PP5	31	24	-	-	-	-
	ENC1A	PF3	141	126	100	97	79	-
		PR3	124	-	-	-	-	-
	ENC1B	PF4	140	125	99	96	78	-
		PR4	125	-	-	-	-	-
	ENC1Z	PF5	139	124	98	95	-	-
		PR5	126	-	-	-	-	-
	ENC2A	PD3	100	93	70	67	-	-
		PU3	4	5	7	4	5	5
	ENC2B	PD4	101	94	71	68	-	-
		PU5	6	7	9	6	7	7
	ENC2Z	PD5	102	95	72	69	-	-
		PU6	7	8	10	7	8	8

Table 3.9 Signal Connection list(9/9)

Related Reference Manual	Function pin name	Port name	M4KQ (LQFP144)	M4KP (LQFP128)	M4KN (QFP100)	M4KN (LQFP100)	M4KM (LQFP80)	M4KL (LQFP64)
Product Information (Trigger Selector)	TRGIN0	PA2	27	20	20	17	15	10
	TRGIN1	PA3	28	21	21	18	16	11
	TRGIN2	PA4	29	22	22	19	17	12
Debug Interface	TMS	PF0	144	1	3	100	-	-
	TCK	PF1	143	128	2	99	-	-
	TDO	PF2	142	127	1	98	-	-
	TDI	PF3	141	126	100	97	-	-
	TRST_N	PF4	140	125	99	96	-	-
	SWDIO	PF0	144	1	3	100	1	1
	SWCLK	PF1	143	128	2	99	80	64
	SWV	PF2	142	127	1	98	-	-
Debug Interface (Trace)	TRACECLK	PF5	139	124	98	95	-	-
	TRACEDATA0	PF6	138	123	97	94	-	-
	TRACEDATA1	PF7	137	122	96	93	-	-
	TRACEDATA2	PN0	9	10	12	9	-	-
	TRACEDATA3	PN1	10	11	13	10	-	-
Non Break Debug Interface	NBDSYNC	PF4	140	125	99	96	-	-
	NBDCLK	PF5	139	124	98	95	-	-
	NBDDATA0	PF6	138	123	97	94	-	-
	NBDDATA1	PF7	137	122	96	93	-	-
	NBDDATA2	PN0	9	10	12	9	-	-
	NBDDATA3	PN1	10	11	13	10	-	-
Clock Control and Operation Mode	X1	PH0	134	119	93	90	73	61
	EHCLKIN	PH0	134	119	93	90	73	61
	X2	PH1	135	120	94	91	74	62
Flash Memory	BOOT_N	PG2	105	98	75	72	56	44

4. Registers

The following registers should be set appropriately to use the ports.

Each register is 32 bits. The configuration of the register depends on the port count and its function assignment.

"x" and "n" in the following table show a port name and a function number, respectively.

Register Name	Type	Setting Value	Description
[PxDATA]	Data Register	R/W	0 or 1 Read from and write to a port.
[PxCR]	Output Control Register	R/W	0: Output disabled 1: Output enabled Output control
[PxFRn]	Function Register n	R/W	0: PORT 1: Function Function setting. When 1 is set, the assigned function becomes available. Each function assigned to a port has its own function register. If multiple functions are assigned to one port, only one function should be enabled.
[PxOD]	Open-Drain Control Register	R/W	0: CMOS 1: Open-drain Programmable open-drain control. The programmable open-drain is a pseudo open-drain. An output buffer is disabled when the output data is 1, which is set by [PxOD] =1.
[PxPUP]	Pull-up Control Register	R/W	0: Pull-up disabled 1: Pull-up enabled Programmable pull-up control.
[PxPDN]	Pull-down Control Register	R/W	0: Pull-down disabled 1: Pull-down enabled Programmable pull-down control.
[PxIE]	Input Control Register	R/W	0: Input disabled 1: Input enabled Input control. It takes 100ns(Max) that an external data is reflected on [PxDATA] after the [PxIE] is enabled.

4.1. List of Register

When the bit which is assigned to no functions is read, 0 is returned. The write to the bit is ignored.

Table 4.1 Ports base address

Peripheral function	Channel/Unit	Base address
Input/Output ports	PA	0x400E0000
	PB	0x400E0100
	PC	0x400E0200
	PD	0x400E0300
	PE	0x400E0400
	PF	0x400E0500
	PG	0x400E0600
	PH	0x400E0700
	PJ	0x400E0800
	PK	0x400E0900
	PL	0x400E0A00
	PM	0x400E0B00
	PN	0x400E0C00
	PP	0x400E0D00
	PR	0x400E0E00
	PT	0x400E0F00
	PU	0x400E1000
	PV	0x400E1100
	PW	0x400E1200

Table 4.2 Register List

Register Name	Address (Base+)	Port A	Port B	Port C	Port D	Port E	Port F
Data Register	0x0000	[PADATA]	[PBDATA]	[PCDATA]	[PDATA]	[PEDATA]	[PFDATA]
Output Control Register	0x0004	[PACR]	[PBCR]	[PCCR]	[PDCR]	[PECR]	[PFCR]
Function Register 1	0x0008	[PAFR1]	[PBFR1]	[PCFR1]	[PDFR1]	[PEFR1]	[PFFR1]
Function Register 2	0x000C	-	-	[PCFR2]	[PDFR2]	-	[PFFR2]
Function Register 3	0x0010	-	-	[PCFR3]	-	-	[PFFR3]
Function Register 4	0x0014	[PAFR4]	[PBFR4]	[PCFR4]	[PDFR54]	[PEFR4]	[PFFR4]
Function Register 5	0x0018	[PAFR5]	[PBFR5]	[PCFR5]	[PDFR5]	[PEFR5]	[PFFR5]
Function Register 6	0x001C	[PAFR6]	-	[PCFR6]	[PDFR6]	[PEFR6]	[PFFR6]
Function Register 7	0x0020	[PAFR7]	-	[PCFR7]	-	-	[PFFR7]
Open-Drain Control Register	0x0028	[PAOD]	[PBOD]	[PCOD]	[PDOD]	[PEOD]	[PFOD]
Pull-up Control Register	0x002C	[PAPUP]	[PBPUP]	[PCPUP]	[PDPUP]	[PEPUP]	[PFPUP]
Pull-down Control Register	0x0030	[PAPDN]	[PBDN]	[PCPDN]	[PDPDN]	[PEPDN]	[PFPDN]
Input Control Register	0x0038	[PAIE]	[PBIE]	[PCIE]	[PDIE]	[PEIE]	[PFIE]

Register Name	Address (Base+)	Port G	Port H	Port J	Port K	Port L	Port M
Data Register	0x0000	[PGDATA]	[PHDATA]	[PJDATA]	[PKDATA]	[PLDATA]	[PMODATA]
Output Control Register	0x0004	[PGCR]	-	[PJCR]	[PKCR]	[PLCR]	[PMCR]
Function Register 1	0x0008	[PGFR1]	-	-	-	-	-
Function Register 2	0x000C	-	-	-	-	-	-
Function Register 3	0x0010	-	-	-	-	-	-
Function Register 4	0x0014	[PGFR4]	-	-	-	-	-
Function Register 5	0x0018	[PGFR5]	-	-	-	-	-
Function Register 6	0x001C	-	-	-	-	-	-
Function Register 7	0x0020	-	-	-	-	-	-
Open-Drain Control Register	0x0028	[PGOD]	-	[PJOD]	[PKOD]	[PLOD]	[PMOD]
Pull-up Control Register	0x002C	[PGPUP]	-	[PJPUP]	[PKPUP]	[PLPUP]	[PMPUP]
Pull-down Control Register	0x0030	[PGPDN]	[PHPDN]	[PJPDN]	[PKPDN]	[PLPDN]	[PMPDN]
Input Control Register	0x0038	[PGIE]	[PHIE]	[PJIE]	[PKIE]	[PLIE]	[PMIE]

Register Name	Address (Base+)	Port N	Port P	Port R	Port T	Port U	Port V
Data Register	0x0000	[PNDATA]	[PPDATA]	[PRDATA]	[PTDATA]	[PUDATA]	[PVDATA]
Output Control Register	0x0004	[PNCR]	[PPCR]	[PRCR]	[PTCR]	[PUCR]	[PVCR]
Function Register 1	0x0008	[PNFR1]	[PPFR1]	[PRFR1]	[PTFR1]	[PUFR1]	[PVFR1]
Function Register 2	0x000C	[PNFR2]	[PPFR2]	-	[PTFR2]	[PUFR2]	[PVFR2]
Function Register 3	0x0010	[PNFR3]	-	-	-	[PUFR3]	-
Function Register 4	0x0014	[PNFR4]	[PPFR4]	[PRFR4]	[PTFR4]	[PUFR4]	[PVFR4]
Function Register 5	0x0018	[PNFR5]	[PPFR5]	[PRFR5]	[PTFR5]	[PUFR5]	-
Function Register 6	0x001C	[PNFR6]	[PPFR6]	-	-	[PUFR6]	-
Function Register 7	0x0020	[PNFR7]	-	-	-	[PUFR7]	-
Open-Drain Control Register	0x0028	[PNOD]	[PPOD]	[PROD]	[PTOD]	[PUOD]	[PVOD]
Pull-up Control Register	0x002C	[PNPUP]	[PPPUP]	[PRPUP]	[PTPUP]	[PUPUP]	[PVPUP]
Pull-down Control Register	0x0030	[PNPDN]	[PPPDN]	[PRPDN]	[PTPDN]	[PUPDN]	[PVPDN]
Input Control Register	0x0038	[PNIE]	[PPIE]	[PRIE]	[PTIE]	[PUIE]	[PVIE]

Register Name	Address (Base+)	Port W
Data Register	0x0000	[PWDATA]
Output Control Register	0x0004	[PWCR]
Function Register 1	0x0008	[PWFR1]
Function Register 2	0x000C	-
Function Register 3	0x0010	-
Function Register 4	0x0014	[PWFR4]
Function Register 5	0x0018	[PWFR5]
Function Register 6	0x001C	-
Function Register 7	0x0020	-
Open-Drain Control Register	0x0028	[PWOD]
Pull-up Control Register	0x002C	[PWPUP]
Pull-down Control Register	0x0030	[PWPDN]
Input Control Register	0x0038	[PWIE]

Note: Do not access the address described as "-".

4.2. List of Port Functions and Settings

It is explained about the viewpoint of a port register setting table.

The column of [*PxFRn*] shows the function register which should be set. When this register is set to “1”, the corresponding function is enabled. (x is a port name and n is a function number.)

The bit in the N/A in the tables returns “0” when it is read. The write to the bit is ignored.

“0” or “1” in the tables shows the value which should be set. “0/1” means either value can be set.

Value of bit0 each control register

PORT	Reset status	Input/Output	PORT Type	Control register						
				[PADATA]	[PACR]	[PAFRn]	[PAOD]	[PAPUP]	[PAPDN]	[PAIE]
PA0	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	TSPI0CSIN	Input	FT1a	0/1	0	[PAFR1]	0/1	0/1	0/1	1
	T32A00INB0	Input	FT1a	0/1	0	[PAFR4]	0/1	0/1	0/1	1

Value of bit4 each control register

PORT	Reset status	Input/Output	PORT Type	Control register						
				[PADATA]	[PACR]	[PAFRn]	[PAOD]	[PAPUP]	[PAPDN]	[PAIE]
PA4	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT01a	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	TSPI0SCK	Input	FT1a	0/1	0	[PAFR1]	0/1	0/1	0/1	1
	Output	FT1a	0/1	1	[PAFR4]	0/1	0/1	0/1	0/1	0
	T32A00OUTB	Output	FT1a	0/1	1	[PAFR4]	0/1	0/1	0/1	0
	TRGSEL15	Input	FT1a	0/1	0	[PAFR7]	0/1	0/1	0/1	1

Pin						
	TSPI0CSIN	T32A00INB0	TSPI0SCK	T32A00OUTB	TRGIN2	Input Port Output Port
[PAFR1]<bit0>	1	0	0	0	0	0
[PAFR4]<bit0>	0	1	0	0	0	0
[PAFR1]<bit4>	0	0	1	0	0	0
[PAFR4]<bit4>	0	0	0	1	0	0
[PAFR7]<bit4>	0	0	0	0	1	0

4.2.1. Setting of using the alternated pin

To use the alternated pins as peripheral function output pins, set the peripheral function (*PxFRn*<bit m>=1) that uses the function register and enable output control register (*PxCR*<bit m>=1), then set the peripheral functions. If output is enabled before setting the function register, the data register value of the port is output until the function register is set.

To use the alternated pins as input pins of the peripheral function, set the input control register of the port (*PxIE*<bit m>=1) and set the peripheral function that uses the function register (*PxFRn*<bit m>=1), then set the peripheral functions.

To use peripheral functions such as I²C, set the input control register of the port (*PxIE*<bit m>=1), set the peripheral function (*PxFRn*<bit m>=1) and set the output control register to output enable (*PxCR*<bit m>=1), then set the peripheral function.

- When multiple functions are assigned same pin, please choose only one function for usage.
- When same function are assigned multiple pins, please the function use exclusively.

4.2.2. PORT A

Table 4.3 Port A registers setting

PORT	Reset status	Input/Output	PORT Type	Control register						
				[PADATAJ]	[PACR]	[PAFRn]	[PAOD]	[PAPUP]	[PAPDN]	[PAIE]
PA0	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	TSPI0CSIN	Input	FT1a	0/1	0	[PAFR1]	0/1	0/1	0/1	1
	T32A00INB0	Input	FT1a	0/1	0	[PAFR4]	0/1	0/1	0/1	1
PA1	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT15	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	TSPI0CS1	Output	FT1a	0/1	1	[PAFR1]	0/1	0/1	0/1	0
PA2	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT00	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	TSPI0RXD	Input	FT1a	0/1	0	[PAFR1]	0/1	0/1	0/1	1
	T32A00INA0	Input	FT1a	0/1	0	[PAFR4]	0/1	0/1	0/1	1
	T32A00INC0	Input	FT1a	0/1	0	[PAFR5]	0/1	0/1	0/1	1
	PMD2DBG	Output	FT1a	0/1	1	[PAFR6]	0/1	0/1	0/1	0
PA3	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT01b	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	TSPI0TXD	Output	FT2a	0/1	1	[PAFR1]	0/1	0/1	0/1	0
	T32A00OUTA	Output	FT1a	0/1	1	[PAFR4]	0/1	0/1	0/1	0
	T32A00OUTC	Output	FT1a	0/1	1	[PAFR5]	0/1	0/1	0/1	0
PA4	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT01a	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	TSPI0SCK	Input	FT1a	0/1	0	[PAFR1]	0/1	0/1	0/1	1
	Output	FT1a		0/1	1	[PAFR1]	0/1	0/1	0/1	0
	T32A00OUTB	Output	FT1a	0/1	1	[PAFR4]	0/1	0/1	0/1	0
PA5	After reset			0	0	0	0	0	0	0
	TRGIN2	Input	FT1a	0/1	0	[PAFR7]	0/1	0/1	0/1	1

4.2.3. PORT B

Table 4.4 Port B registers setting

PORT	Reset Status	Input/Output	PORT Type	Control register						
				[PBDATA]	[PBCR]	[PBFRn]	[PBOD]	[PBPU]	[PBPDN]	[PBIE]
PB0	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	UO0	Output	FT2a	0/1	1	[PBFR4]	0/1	0/1	0/1	0
PB1	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	XO0	Output	FT2a	0/1	1	[PBFR4]	0/1	0/1	0/1	0
PB2	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	VO0	Output	FT2a	0/1	1	[PBFR4]	0/1	0/1	0/1	0
PB3	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	YO0	Output	FT2a	0/1	1	[PBFR4]	0/1	0/1	0/1	0
PB4	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	WO0	Output	FT2a	0/1	1	[PBFR4]	0/1	0/1	0/1	0
PB5	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	ZO0	Output	FT2a	0/1	1	[PBFR4]	0/1	0/1	0/1	0
PB6	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	EMG0	Input	FT1a	0/1	0	[PBFR4]	0/1	0/1	0/1	1
PB7	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	OVV0	Input	FT1a	0/1	0	[PBFR4]	0/1	0/1	0/1	1
	PMD0DBG	Output	FT1a	0/1	1	[PBFR5]	0/1	0/1	0/1	0

4.2.4. PORT C

Table 4.5 Port C registers setting

PORT	Reset Status	Input/Output	PORT Type	Control register						
				[PCDATA]	[PCCR]	[PCFRn]	[PCOD]	[PCPUP]	[PCPDN]	[PCIE]
PC0	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	UT0TXDA	Output	FT1a	0/1	1	[PCFR1]	0/1	0/1	0/1	0
	UT0RXD	Input	FT1a	0/1	0	[PCFR2]	0/1	0/1	0/1	1
	I2C0SDA	Input/Output	FT1a	0/1	1	[PCFR4]	1	0/1	0/1	1
	T32A02INA0	Input	FT1a	0/1	0	[PCFR5]	0/1	0/1	0/1	1
	T32A02INC0	Input	FT1a	0/1	0	[PCFR6]	0/1	0/1	0/1	1
PC1	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT02a	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	UT0RXD	Input	FT1a	0/1	0	[PCFR1]	0/1	0/1	0/1	1
	UT0TXDA	Output	FT1a	0/1	1	[PCFR2]	0/1	0/1	0/1	0
	I2C0SCL	Input/Output	FT1a	0/1	1	[PCFR4]	1	0/1	0/1	1
	T32A02OUTA	Output	FT1a	0/1	1	[PCFR5]	0/1	0/1	0/1	0
	T32A02OUTC	Output	FT1a	0/1	1	[PCFR6]	0/1	0/1	0/1	0
PC2	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT10	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	TSPI0CS0	Output	FT1a	0/1	1	[PCFR3]	0/1	0/1	0/1	0
	T32A03OUTA	Output	FT1a	0/1	1	[PCFR5]	0/1	0/1	0/1	0
	T32A03OUTC	Output	FT1a	0/1	1	[PCFR6]	0/1	0/1	0/1	0
	PMD0DBG	Output	FT1a	0/1	1	[PCFR7]	0/1	0/1	0/1	0
PC3	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT03a	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	TSPI0RXD	Input	FT1a	0/1	0	[PCFR3]	0/1	0/1	0/1	1
	T32A03OUTB	Output	FT1a	0/1	1	[PCFR5]	0/1	0/1	0/1	0
	PMD1DBG	Output	FT1a	0/1	1	[PCFR7]	0/1	0/1	0/1	0
PC4	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	UT1TXDA	Output	FT1a	0/1	1	[PCFR1]	0/1	0/1	0/1	0
	UT1RXD	Input	FT1a	0/1	0	[PCFR2]	0/1	0/1	0/1	1
	TSPI0TXD	Output	FT2a	0/1	1	[PCFR3]	0/1	0/1	0/1	0
PC5	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	UT1RXD	Input	FT1a	0/1	0	[PCFR1]	0/1	0/1	0/1	0
	UT1TXDA	Output	FT1a	0/1	1	[PCFR2]	0/1	0/1	0/1	0
	TSPI0SCK	Output	FT1a	0/1	1	[PCFR3]	0/1	0/1	0/1	0
PC6	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT02b	Output	FT4a	0/1	0	[PCFR1]	0/1	0/1	0/1	1
	TSPI0CS1	Output	FT1a	0/1	1	[PCFR3]	0/1	0/1	0/1	0
	T32A02INA1	Input	FT1a	0/1	0	[PCFR5]	0/1	0/1	0/1	1
	T32A02INC1	Input	FT1a	0/1	0	[PCFR6]	0/1	0/1	0/1	1

PORT	Reset Status	Input/Output	PORT Type	Control register						
				[PCDATA]	[PCCR]	[PCFRn]	[PCOD]	[PCPUP]	[PCPDN]	[PCIE]
PC7	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	TSPI0CSIN	Input	FT1a	0/1	0	[PCFR3]	0/1	0/1	0/1	1
	T32A02INB0	Input	FT1a	0/1	0	[PCFR5]	0/1	0/1	0/1	1

4.2.5. PORT D

Table 4.6 Port D registers setting

PORT	Reset Status	Input/Output	PORT Type	Control register						
				[PDDATA]	[PDCR]	[PDFRn]	[PDOD]	[PDPUP]	[PDPDN]	[PDIE]
PD0	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT17b	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	T32A02INB1	Input	FT1a	0/1	0	[PDFR4]	0/1	0/1	0/1	1
PD1	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT17a	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	T32A02OUTB	Output	FT1a	0/1	1	[PDFR4]	0/1	0/1	0/1	0
PD2	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT03b	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	UT0CTS_N	Input	FT1a	0/1	0	[PDFR1]	0/1	0/1	0/1	1
	T32A03INA0	Input	FT1a	0/1	0	[PDFR4]	0/1	0/1	0/1	1
	T32A03INC0	Input	FT1a	0/1	0	[PDFR5]	0/1	0/1	0/1	1
PD3	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	UT0RTS_N	Output	FT1a	0/1	1	[PDFR1]	0/1	0/1	0/1	0
	I2C1SDA	Input/Output	FT1a	0/1	1	[PDFR2]	1	0/1	0/1	1
	T32A03INA1	Input	FT1a	0/1	0	[PDFR4]	0/1	0/1	0/1	1
	T32A03INC1	Input	FT1a	0/1	0	[PDFR5]	0/1	0/1	0/1	1
PD4	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT18b	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	I2C1SCL	Input/Output	FT1a	0/1	1	[PDFR2]	1	0/1	0/1	1
	T32A03INB0	Input	FT1a	0/1	0	[PDFR4]	0/1	0/1	0/1	1
PD5	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT18a	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	T32A03INB1	Input	FT1a	0/1	0	[PDFR4]	0/1	0/1	0/1	1
	ENC2Z	Input	FT1a	0/1	0	[PDFR6]	0/1	0/1	0/1	1

4.2.6. PORT E

Table 4.7 Port E registers setting

PORT	Reset Status	Input/Output	PORT Type	Control register						
				[PEDATA]	[PECR]	[PEFRn]	[PEOD]	[PEPUP]	[PEPDN]	[PEIE]
PE0	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	CANTX	Output	FT1a	0/1	1	[PEFR1]	0/1	0/1	0/1	0
	UO1	Output	FT2a	0/1	1	[PEFR6]	0/1	0/1	0/1	0
PE1	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT04b	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	CANRX	Input	FT1a	0/1	0	[PEFR1]	0/1	0/1	0/1	1
	T32A03INA0	Input	FT1a	0/1	0	[PEFR4]	0/1	0/1	0/1	1
	T32A03INC0	Input	FT1a	0/1	0	[PEFR5]	0/1	0/1	0/1	1
	XO1	Output	FT2a	0/1	1	[PEFR6]	0/1	0/1	0/1	0
PE2	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	T32A03OUTA	Output	FT1a	0/1	1	[PEFR4]	0/1	0/1	0/1	0
	T32A03OUTC	Output	FT1a	0/1	1	[PEFR5]	0/1	0/1	0/1	0
PE3	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT04a	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	T32A03INA1	Input	FT1a	0/1	0	[PEFR4]	0/1	0/1	0/1	1
	T32A03INC1	Input	FT1a	0/1	0	[PEFR5]	0/1	0/1	0/1	1
	YO1	Output	FT2a	0/1	1	[PEFR6]	0/1	0/1	0/1	0
PE4	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT11a	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	T32A03INB0	Input	FT1a	0/1	0	[PEFR4]	0/1	0/1	0/1	1
	WO1	Output	FT2a	0/1	1	[PEFR6]	0/1	0/1	0/1	0
PE5	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT05a	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	INT11b	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	T32A03INB1	Input	FT1a	0/1	0	[PEFR4]	0/1	0/1	0/1	1
PE6	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT05b	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	T32A03OUTB	Output	FT1a	0/1	1	[PEFR4]	0/1	0/1	0/1	0
PE7	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	OVV1	Input	FT1a	0/1	0	[PEFR6]	0/1	0/1	0/1	1
	PMD1DBG	Output	FT1a	0/1	1	[PEFR7]	0/1	0/1	0/1	0

4.2.7. PORT F

Table 4.8 Port F registers setting

PORT	Reset Status	Input/Output	PORT Type	Control register						
				[PFDATA]	[PFCR]	[PFFRn]	[PFOD]	[PFPUP]	[PFPDN]	[PFIE]
PF0	After reset (TMS/SWDIO)		FT2a	0	1(Note)	[PFFR7]	0	1	0	1
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	UT2TXDA	Output	FT1a	0/1	1	[PFFR1]	0/1	0/1	0/1	0
	UT2RXD	Input	FT1a	0/1	0	[PFFR2]	0/1	0/1	0/1	1
	T32A05INA0	Input	FT1a	0/1	0	[PFFR4]	0/1	0/1	0/1	1
PF1	After reset (TCK/SWCLK)		FT2a	0	0	[PFFR7]	0	0	1	1
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT06a	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	UT2RXD	Input	FT1a	0/1	0	[PFFR1]	0/1	0/1	0/1	1
	UT2TXDA	Output	FT1a	0/1	1	[PFFR2]	0/1	0/1	0/1	0
PF2	After reset (TDO/SWV)		FT2a	0	1(Note)	[PFFR7]	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT06b	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	T32A05INA1	Input	FT1a	0/1	0	[PFFR4]	0/1	0/1	0/1	1
	T32A05INC1	Input	FT1a	0/1	0	[PFFR5]	0/1	0/1	0/1	1
PF3	After reset (TDI)		FT2a	0	0	[PFFR7]	0	1	0	1
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	UT3TXDA	Output	FT1a	0/1	1	[PFFR1]	0/1	0/1	0/1	0
	UT3RXD	Input	FT1a	0/1	0	[PFFR2]	0/1	0/1	0/1	1
	T32A01INA0	Input	FT1a	0/1	0	[PFFR4]	0/1	0/1	0/1	1
PF4	After reset (TRST_N)		FT3a	0	0	[PFFR7]	0	1	0	1
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT14a	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	UT3RXD	Input	FT1a	0/1	0	[PFFR1]	0/1	0/1	0/1	1
	UT3TXDA	Output	FT1a	0/1	1	[PFFR2]	0/1	0/1	0/1	0
PF5	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT14b	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	NBDCLK	Input	FT2c	0/1	0	[PFFR3]	0/1	0/1	0/1	1
	T32A01INA1	Input	FT1a	0/1	0	[PFFR4]	0/1	0/1	0/1	1
ENC1Z	T32A01INC1	Input	FT1a	0/1	0	[PFFR5]	0/1	0/1	0/1	1
	ENC1B	Input	FT1a	0/1	0	[PFFR6]	0/1	0/1	0/1	1
	TRACECLK	Output	FT1a	0/1	1	[PFFR7]	0/1	0/1	0/1	0

PORT	Reset Status	Input/Output	PORT Type	Control register						
				[PFDATA]	[PFCR]	[PFFRn]	[PFOD]	[PFPUP]	[PFPDN]	[PFIE]
PF6	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	UT3TXDA	Output	FT1a	0/1	1	[PFFR1]	0/1	0/1	0/1	0
	UT3RXD	Input	FT1a	0/1	0	[PFFR2]	0/1	0/1	0/1	1
	NBDDATA0	Input/Output	FT2c	0/1	1	[PFFR3]	0/1	0/1	0/1	1
	T32A01INB0	Input	FT1a	0/1	0	[PFFR4]	0/1	0/1	0/1	1
	TRACEDATA0	Output	FT1a	0/1	1	[PFFR7]	0/1	0/1	0/1	0
PF7	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	UT3RXD	Input	FT1a	0/1	0	[PFFR1]	0/1	0/1	0/1	1
	UT3TXDA	Output	FT1a	0/1	1	[PFFR2]	0/1	0/1	0/1	0
	NBDDATA1	Input/Output	FT2c	0/1	1	[PFFR3]	0/1	0/1	0/1	1
	T32A01INB1	Input	FT1a	0/1	0	[PFFR4]	0/1	0/1	0/1	1
	TRACEDATA1	Output	FT1a	0/1	1	[PFFR7]	0/1	0/1	0/1	0

Note: When receiving the command from TOOL, it becomes output.

4.2.8. PORT G

Table 4.9 Port G registers setting

PORT	Reset Status	Input/Output	PORT Type	Control register						
				[PGDATAJ]	[PGCR]	[PGFRn]	[PGOD]	[PGPUP]	[PGPDN]	[PGIE]
PG0	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	T32A04INA0	Input	FT1a	0/1	0	[PGFR4]	0/1	0/1	0/1	1
	T32A04INC0	Input	FT1a	0/1	0	[PGFR5]	0/1	0/1	0/1	1
PG1	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	TSPI1CS1	Output	FT1a	0/1	1	[PGFR1]	0/1	0/1	0/1	0
	T32A04INA1	Input	FT1a	0/1	0	[PGFR4]	0/1	0/1	0/1	1
PG2	During reset (BOOT_N)	Input	FT16a	0	0	0	0	1(Note1)	0	1(Note1)
	After reset			0	0	0	0	0	0	0(Note2)
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0(Note2)
	TSPI1CS0	Output	FT1a	0/1	1	[PGFR1]	0/1	0/1	0/1	0(Note2)
	T32A04OUTA	Output	FT1a	0/1	1	[PGFR4]	0/1	0/1	0/1	0(Note2)
PG3	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT21	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	TSPI1CSIN	Input	FT1a	0/1	0	[PGFR1]	0/1	0/1	0/1	1
PG4	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	TSPI1RXD	Input	FT1a	0/1	0	[PGFR1]	0/1	0/1	0/1	1
	T32A04INB0	Input	FT1a	0/1	0	[PGFR4]	0/1	0/1	0/1	1
PG5	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	TSPI1TXD	Output	FT2a	0/1	1	[PGFR1]	0/1	0/1	0/1	0
	T32A04INB1	Input	FT1a	0/1	0	[PGFR4]	0/1	0/1	0/1	1
PG6	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	TSPI1SCK	Input	FT1a	0/1	0	[PGFR1]	0/1	0/1	0/1	1
		Output	FT1a	0/1	1	[PGFR1]	0/1	0/1	0/1	0

Note1: [PGPUP] is enabled during reset by the reset pin(RESET_N). Therefore, but BOOT_N signal can be input.

Note2: Do not set "1" to [PGIE] register of PG2

4.2.9. PORT H**Table 4.10 Port H registers setting**

PORT	Reset Status	Input/Output	PORT Type	Control register						
				[PHDATA]	[PHCR]	[PHFRn]	[PHOD]	[PHPUP]	[PHPDN]	[PHIE]
PH0	After reset			0	N/A	N/A	N/A	N/A	0	0
	Input Port	Input		0/1	N/A	N/A	N/A	N/A	0/1	1
	X1	Input	FT11a	0/1	N/A	N/A	N/A	N/A	0	0
	EHCLKIN	input	FT11a	0/1	N/A	N/A	N/A	N/A	0/1	1
PH1	After reset			0	N/A	N/A	N/A	N/A	0	0
	Input Port	Input		0/1	N/A	N/A	N/A	N/A	0/1	1
	X2	Output	FT11a	0/1	N/A	N/A	N/A	N/A	0	0

4.2.10. PORT J

Table 4.11 Port J registers setting

PORT	Reset Status	Input/Output	PORT Type	Control register						
				[PJDATA]	[PJCR]	[PJFRn]	[PJOD]	[PJPUP]	[PJPDN]	[PJIE]
PJ0	After reset			0	0	N/A	0	0	0	0
	Input Port	Input		0/1	0	N/A	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	N/A	0/1	0/1	0/1	0
	AINC00	Input	FT5a	0/1	0	N/A	0/1	0	0	0
PJ1	After reset			0	0	N/A	0	0	0	0
	Input Port	Input		0/1	0	N/A	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	N/A	0/1	0/1	0/1	0
	AINC01	Input	FT5a	0/1	0	N/A	0/1	0	0	0
PJ2	After reset			0	0	N/A	0	0	0	0
	Input Port	Input		0/1	0	N/A	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	N/A	0/1	0/1	0/1	0
	AINC02	Input	FT5a	0/1	0	N/A	0/1	0	0	0
PJ3	After reset			0	0	N/A	0	0	0	0
	Input Port	Input		0/1	0	N/A	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	N/A	0/1	0/1	0/1	0
	AINC03	Input	FT5a	0/1	0	N/A	0/1	0	0	0
PJ4	After reset			0	0	N/A	0	0	0	0
	Input Port	Input		0/1	0	N/A	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	N/A	0/1	0/1	0/1	0
	AINC04	Input	FT5a	0/1	0	N/A	0/1	0	0	0
PJ5	After reset	Input		0	0	N/A	0	0	0	0
	Input Port	Input		0/1	0	N/A	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	N/A	0/1	0/1	0/1	0
	AINC05	Input	FT5a	0/1	0	N/A	0/1	0	0	0
PJ6	After reset	Input		0	0	N/A	0	0	0	0
	Input Port	Input		0/1	0	N/A	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	N/A	0/1	0/1	0/1	0
	AINC06	Input	FT5a	0/1	0	N/A	0/1	0	0	0
PJ7	After reset	Input		0	0	N/A	0	0	0	0
	Input Port	Input		0/1	0	N/A	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	N/A	0/1	0/1	0/1	0
	AINC07	Input	FT5a	0/1	0	N/A	0/1	0	0	0

Note: When using analog input(AINx), [PJCR] should be output disable "0", [PJIE] should be input disable "0", [PJPUP] should be pull-up disable "0" and [PJPDN] should be pull-down disable "0".

4.2.11. PORT K

Table 4.12 Port K registers setting

PORT	Reset Status	Input/Output	PORT Type	Control register						
				[PKDATA]	[PKCR]	[PKFRn]	[PKOD]	[PKPUP]	[PKPDN]	[PKIE]
PK0	After reset	Input	FT5a	0	0	N/A	0	0	0	0
	Input Port	Input		0/1	0	N/A	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	N/A	0/1	0/1	0/1	0
	AINB00	Input		0/1	0	N/A	0/1	0	0	0
PK1	After reset	Input	FT5a	0	0	N/A	0	0	0	0
	Input Port	Input		0/1	0	N/A	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	N/A	0/1	0/1	0/1	0
	AINB01	Input		0/1	0	N/A	0/1	0	0	0
PK2	After reset	Input	FT5a	0	0	N/A	0	0	0	0
	Input Port	Input		0/1	0	N/A	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	N/A	0/1	0/1	0/1	0
	AINB02	Input		0/1	0	N/A	0/1	0	0	0
PK3	After reset	Input	FT5a	0	0	N/A	0	0	0	0
	Input Port	Input		0/1	0	N/A	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	N/A	0/1	0/1	0/1	0
	AINB03	Input		0/1	0	N/A	0/1	0	0	0
PK4	After reset	Input	FT5a	0	0	N/A	0	0	0	0
	Input Port	Input		0/1	0	N/A	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	N/A	0/1	0/1	0/1	0
	AINB04	Input		0/1	0	N/A	0/1	0	0	0
PK5	After reset	Input	FT5a	0	0	N/A	0	0	0	0
	Input Port	Input		0/1	0	N/A	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	N/A	0/1	0/1	0/1	0
	AINB05	Input		0/1	0	N/A	0/1	0	0	0
PK6	After reset	Input	FT5a	0	0	N/A	0	0	0	0
	Input Port	Input		0/1	0	N/A	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	N/A	0/1	0/1	0/1	0
	AINB06	Input		0/1	0	N/A	0/1	0	0	0
PK7	After reset	Input	FT5a	0	0	N/A	0	0	0	0
	Input Port	Input		0/1	0	N/A	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	N/A	0/1	0/1	0/1	0
	AINB07	Input		0/1	0	N/A	0/1	0	0	0

Note: When using analog input(AINx), [PKCR] should be output disable "0", [PKIE] should be input disable "0", [PKPUP] should be pull-up disable "0" and [PKPDN] should be pull-down disable "0".

4.2.12. PORT L

Table 4.13 Port L registers setting

PORT	Reset Status	Input/Output	PORT Type	Control register						
				[PLDATA]	[PLCR]	[PLFRn]	[PLOD]	[PLPUP]	[PLPDN]	[PLIE]
PL0	After reset			0	0	N/A	0	0	0	0
	Input Port	Input		0/1	0	N/A	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	N/A	0/1	0/1	0/1	0
	AINA16	Input	FT5a	0/1	0	N/A	0/1	0	0	0
PL1	After reset			0	0	N/A	0	0	0	0
	Input Port	Input		0/1	0	N/A	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	N/A	0/1	0/1	0/1	0
	AINA15	Input	FT5a	0/1	0	N/A	0/1	0	0	0
PL2	After reset			0	0	N/A	0	0	0	0
	Input Port	Input		0/1	0	N/A	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	N/A	0/1	0/1	0/1	0
	AINA17	Input	FT5a	0/1	0	N/A	0/1	0	0	0
PL3	After reset			0	0	N/A	0	0	0	0
	Input Port	Input		0/1	0	N/A	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	N/A	0/1	0/1	0/1	0
	AINA14	Input	FT5a	0/1	0	N/A	0/1	0	0	0
PL4	After reset			0	0	N/A	0	0	0	0
	Input Port	Input		0/1	0	N/A	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	N/A	0/1	0/1	0/1	0
	AINA18	Input	FT5a	0/1	0	N/A	0/1	0	0	0
PL5	After reset			0	0	N/A	0	0	0	0
	Input Port	Input		0/1	0	N/A	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	N/A	0/1	0/1	0/1	0
	AINA13	Input	FT5a	0/1	0	N/A	0/1	0	0	0
PL6	After reset			0	0	N/A	0	0	0	0
	Input Port	Input		0/1	0	N/A	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	N/A	0/1	0/1	0/1	0
	AINA09	Input	FT5a	0/1	0	N/A	0/1	0	0	0
PL7	After reset			0	0	N/A	0	0	0	0
	Input Port	Input		0/1	0	N/A	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	N/A	0/1	0/1	0/1	0
	AINA08	Input	FT5a	0/1	0	N/A	0/1	0	0	0

Note: When using analog input(AINx), [PLCR] should be output disable "0", [PLIE] should be input disable "0", [PLPUP] should be pull-up disable "0" and [PLPDN] should be pull-down disable "0".

4.2.13. PORT M

Table 4.14 Port M registers setting

PORT	Reset Status	Input/Output	PORT Type	Control register						
				[PMRDATA]	[PMCR]	[PMFRn]	[PMOD]	[PMPUP]	[PMPDN]	[PMIE]
PM0	After reset			0	0	N/A	0	0	0	0
	Input Port	Input		0/1	0	N/A	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	N/A	0/1	0/1	0/1	0
	AINA07	Input	FT5a	0/1	0	N/A	0/1	0	0	0
PM1	After reset			0	0	N/A	0	0	0	0
	Input Port	Input		0/1	0	N/A	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	N/A	0/1	0/1	0/1	0
	AINA06	Input	FT5a	0/1	0	N/A	0/1	0	0	0
PM2	After reset			0	0	N/A	0	0	0	0
	Input Port	Input		0/1	0	N/A	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	N/A	0/1	0/1	0/1	0
	AINA05	Input	FT5a	0/1	0	N/A	0/1	0	0	0
PM3	After reset			0	0	N/A	0	0	0	0
	Input Port	Input		0/1	0	N/A	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	N/A	0/1	0/1	0/1	0
	AINA04	Input	FT5a	0/1	0	N/A	0/1	0	0	0
PM4	After reset			0	0	N/A	0	0	0	0
	Input Port	Input		0/1	0	N/A	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	N/A	0/1	0/1	0/1	0
	AINA03	Input	FT5a	0/1	0	N/A	0/1	0	0	0
PM5	After reset			0	0	N/A	0	0	0	0
	Input Port	Input		0/1	0	N/A	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	N/A	0/1	0/1	0/1	0
	AINA02	Input	FT5a	0/1	0	N/A	0/1	0	0	0
PM6	After reset			0	0	N/A	0	0	0	0
	Input Port	Input		0/1	0	N/A	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	N/A	0/1	0/1	0/1	0
	AINA01	Input	FT5a	0/1	0	N/A	0/1	0	0	0
PM7	After reset			0	0	N/A	0	0	0	0
	Input Port	Input		0/1	0	N/A	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	N/A	0/1	0/1	0/1	0
	AINA00	Input	FT5a	0/1	0	N/A	0/1	0	0	0

Note: When using analog input(AINx), [PMCR] should be output disable "0", [PMIE] should be input disable "0", [PMPUP] should be pull-up disable "0" and [PMPDN] should be pull-down disable "0".

4.2.14. PORT N

Table 4.15 Port N registers setting

PORT	Reset Status	Input/Output	PORT Type	Control register						
				[PNRDATA]	[PNCR]	[PNFRn]	[PNOD]	[PNPUP]	[PNPDN]	[PNIE]
PN0	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	UT0TXDA	Output	FT1a	0/1	1	[PNFR1]	0/1	0/1	0/1	0
	UT0RXD	Input	FT1a	0/1	0	[PNFR2]	0/1	0/1	0/1	1
	NBDDATA2	Input/Output	FT2c	0/1	1	[PNFR3]	0/1	0/1	0/1	1
	T32A05INA0	Input	FT1a	0/1	0	[PNFR4]	0/1	0/1	0/1	1
	T32A05INC0	Input	FT1a	0/1	0	[PNFR5]	0/1	0/1	0/1	1
	ENC0A	Input	FT1a	0/1	0	[PNFR6]	0/1	0/1	0/1	1
	TRACEDATA2	Output	FT1a	0/1	1	[PNFR7]	0/1	0/1	0/1	0
PN1	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT16a	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	UT0RXD	Input	FT1a	0/1	0	[PNFR1]	0/1	0/1	0/1	1
	UT0TXDA	Output	FT1a	0/1	1	[PNFR2]	0/1	0/1	0/1	0
	NBDDATA3	Input/Output	FT2c	0/1	1	[PNFR3]	0/1	0/1	0/1	1
	T32A05OUTA	Output	FT1a	0/1	1	[PNFR4]	0/1	0/1	0/1	0
	T32A05OUTC	Output	FT1a	0/1	1	[PNFR5]	0/1	0/1	0/1	0
	ENC0B	Input	FT1a	0/1	0	[PNFR6]	0/1	0/1	0/1	1
PN2	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT16b	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	UT0CTS_N	Input	FT1a	0/1	0	[PNFR1]	0/1	0/1	0/1	1
	T32A05INA1	Input	FT1a	0/1	0	[PNFR4]	0/1	0/1	0/1	1
	T32A05INC1	Input	FT1a	0/1	0	[PNFR5]	0/1	0/1	0/1	1
ENC0Z	Input	FT1a		0/1	0	[PNFR6]	0/1	0/1	0/1	1

4.2.15. PORT P

Table 4.16 Port P registers setting

PORT	Reset Status	Input/Output	PORT Type	Control register						
				[PPDATA]	[PPCR]	[PPFRn]	[PPOD]	[PPPUP]	[PPPDN]	[PPIE]
PP0	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	T32A05INB0	Input	FT1a	0/1	0	[PPFR4]	0/1	0/1	0/1	1
PP1	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT19a	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	T32A05INB1	Input	FT1a	0/1	0	[PPFR4]	0/1	0/1	0/1	1
PP2	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT19b	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	T32A05OUTB	Output	FT1a	0/1	1	[PPFR4]	0/1	0/1	0/1	0
PP3	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	T32A01INA0	Input	FT1a	0/1	0	[PPFR4]	0/1	0/1	0/1	1
	T32A01INC0	Input	FT1a	0/1	0	[PPFR5]	0/1	0/1	0/1	1
	ENC0A	Input	FT1a	0/1	0	[PPFR6]	0/1	0/1	0/1	1
PP4	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	T32A01OUTA	Output	FT1a	0/1	1	[PPFR4]	0/1	0/1	0/1	0
	T32A01OUTC	Output	FT1a	0/1	1	[PPFR5]	0/1	0/1	0/1	0
	ENC0B	Input	FT1a	0/1	0	[PPFR6]	0/1	0/1	0/1	1
PP5	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	T32A01INA1	Input	FT1a	0/1	0	[PPFR4]	0/1	0/1	0/1	1
	T32A01INC1	Input	FT1a	0/1	0	[PPFR5]	0/1	0/1	0/1	1
	ENC0Z	Input	FT1a	0/1	0	[PPFR6]	0/1	0/1	0/1	1
PP6	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	UT3RTS_N	Output	FT1a	0/1	1	[PPFR1]	0/1	0/1	0/1	0
	TSPI1CS0	Output	FT1a	0/1	1	[PPFR2]	0/1	0/1	0/1	0
PP7	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	UT3CTS_N	Input	FT1a	0/1	0	[PPFR1]	0/1	0/1	0/1	1
	TSPI1CS1	Output	FT1a	0/1	1	[PPFR2]	0/1	0/1	0/1	0

4.2.16. PORT R

Table 4.17 Port R registers setting

PORT	Reset Status	Input/Output	PORT Type	Control register						
				[PRDATA]	[PRCR]	[PRFRn]	[PROD]	[PRPUP]	[PRPDN]	[PRIE]
PR0	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	T32A05INB0	Input	FT1a	0/1	0	[PRFR4]	0/1	0/1	0/1	1
PR1	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	T32A05INB1	Input	FT1a	0/1	0	[PRFR4]	0/1	0/1	0/1	1
PR2	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	T32A05OUTB	Output	FT1a	0/1	1	[PRFR4]	0/1	0/1	0/1	0
PR3	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	UT2RTS_N	Output	FT1a	0/1	1	[PRFR1]	0/1	0/1	0/1	0
	ENC1A	Input	FT1a	0/1	0	[PRFR5]	0/1	0/1	0/1	1
PR4	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	UT2CTS_N	Input	FT1a	0/1	0	[PRFR1]	0/1	0/1	0/1	1
	ENC1B	Input	FT1a	0/1	0	[PRFR5]	0/1	0/1	0/1	1
PR5	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	T32A01INB0	Input	FT1a	0/1	0	[PRFR4]	0/1	0/1	0/1	1
	ENC1Z	Input	FT1a	0/1	0	[PRFR5]	0/1	0/1	0/1	1
PR6	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	T32A01INB1	Input	FT1a	0/1	0	[PRFR4]	0/1	0/1	0/1	1
PR7	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	T32A01OUTB	Output	FT1a	0/1	1	[PRFR4]	0/1	0/1	0/1	0

4.2.17. PORT T

Table 4.18 Port T registers setting

PORT	Reset Status	Input/Output	PORT Type	Control register						
				[PTDATA]	[PTCR]	[PTFRn]	[PTOD]	[PTPUP]	[PTPDN]	[PTIE]
PT0	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	I2C0SDA	Input/Output	FT1a	0/1	1	[PTFR2]	1	0/1	0/1	1
	T32A00INA0	Input	FT1a	0/1	0	[PTFR4]	0/1	0/1	0/1	1
	T32A00INC0	Input	FT1a	0/1	0	[PTFR5]	0/1	0/1	0/1	1
PT1	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	I2C0SCL	Input/Output	FT1a	0/1	1	[PTFR2]	1	0/1	0/1	1
	T32A00OUTA	Output	FT1a	0/1	1	[PTFR4]	0/1	0/1	0/1	0
	T32A00OUTC	Output	FT1a	0/1	1	[PTFR5]	0/1	0/1	0/1	0
PT2	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	T32A00INA1	Input	FT1a	0/1	0	[PTFR4]	0/1	0/1	0/1	1
	T32A00INC1	Input	FT1a	0/1	0	[PTFR5]	0/1	0/1	0/1	1
PT3	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	T32A00INB0	Input	FT1a	0/1	0	[PTFR4]	0/1	0/1	0/1	1
PT4	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	T32A00INB1	Input	FT1a	0/1	0	[PTFR4]	0/1	0/1	0/1	1
PT5	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	T32A00OUTB	Output	FT1a	0/1	1	[PTFR4]	0/1	0/1	0/1	0
PT6	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	UT2RTS_N	Output	FT1a	0/1	1	[PTFR1]	0/1	0/1	0/1	0
PT7	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	UT2CTS_N	Input	FT1a	0/1	0	[PTFR1]	0/1	0/1	0/1	1

4.2.18. PORT U

Table 4.19 Port U registers setting

PORT	Reset Status	Input/Output	PORT Type	Control register						
				[PUDATA]	[PUCR]	[PUFRn]	[PUOD]	[PUPUP]	[PUPDN]	[PUIE]
PU0	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT12	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	UT2TXDA	Output	FT1a	0/1	1	[PUFR1]	0/1	0/1	0/1	0
	UT2RXD	Input	FT1a	0/1	0	[PUFR2]	0/1	0/1	0/1	1
	I2C1SDA	Input/ Output	FT1a	0/1	1	[PUFR3]	1	0/1	0/1	1
	T32A02INB1	Input	FT1a	0/1	0	[PUFR4]	0/1	0/1	0/1	1
	UO2	Output	FT2a	0/1	1	[PUFR6]	0/1	0/1	0/1	0
PU1	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT07a	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	UT2RXD	Input	FT1a	0/1	0	[PUFR1]	0/1	0/1	0/1	1
	UT2TXDA	Output	FT1a	0/1	1	[PUFR2]	0/1	0/1	0/1	0
	I2C1SCL	Input/ Output	FT1a	0/1	1	[PUFR3]	1	0/1	0/1	1
	T32A02INA0	Input	FT1a	0/1	0	[PUFR4]	0/1	0/1	0/1	1
	T32A02INC0	Input	FT1a	0/1	0	[PUFR5]	0/1	0/1	0/1	1
PU2	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT07b	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	T32A02OUTA	Output	FT1a	0/1	1	[PUFR4]	0/1	0/1	0/1	0
	T32A02OUTC	Output	FT1a	0/1	1	[PUFR5]	0/1	0/1	0/1	0
PU3	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT08a	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	UT1RTS_N	Output	FT1a	0/1	1	[PUFR1]	0/1	0/1	0/1	0
	T32A02INB0	Input	FT1a	0/1	0	[PUFR4]	0/1	0/1	0/1	1
	ENC2A	Input	FT1a	0/1	0	[PUFR5]	0/1	0/1	0/1	1
PU4	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT08b	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	UT1CTS_N	Input	FT1a	0/1	0	[PUFR1]	0/1	0/1	0/1	1
	T32A02OUTB	Output	FT1a	0/1	1	[PUFR4]	0/1	0/1	0/1	0
	T32A02INC1	Input	FT1a	0/1	0	[PUFR5]	0/1	0/1	0/1	1
PU5	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT13	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	UT1TXDA	Output	FT1a	0/1	1	[PUFR1]	0/1	0/1	0/1	0
	UT1RXD	Input	FT1a	0/1	0	[PUFR2]	0/1	0/1	0/1	1
	T32A02INA1	Input	FT1a	0/1	0	[PUFR4]	0/1	0/1	0/1	1
	ENC2B	Input	FT1a	0/1	0	[PUFR5]	0/1	0/1	0/1	1
	ZO2	Output	FT2a	0/1	1	[PUFR6]	0/1	0/1	0/1	0

PU6	After reset		0	0	0	0	0	0	0
	Input Port	Input	0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output	0/1	1	0	0/1	0/1	0/1	0
	INT09	Input	FT4a	0/1	0	0/1	0/1	0/1	1
	UX1RXD	Input	FT1a	0/1	0	[PUFR1]	0/1	0/1	1
	UT1TXDA	Output	FT1a	0/1	1	[PUFR2]	0/1	0/1	0
	ENC2Z	Input	FT1a	0/1	0	[PUFR5]	0/1	0/1	1
	EMG2	Input	FT1a	0/1	0	[PUFR6]	0/1	0/1	1
PU7	After reset		0	0	0	0	0	0	0
	Input Port	Input	0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output	0/1	1	0	0/1	0/1	0/1	0
	OVV2	Input	FT1a	0/1	0	[PUFR6]	0/1	0/1	1
	PMD2DBG	Output	FT1a	0/1	1	[PUFR7]	0/1	0/1	0

4.2.19. PORT V

Table 4.20 Port V registers setting

PORT	Reset Status	Input/Output	PORT Type	Control register						
				[PVDATA]	[PVCR]	[PVFRn]	[PVOD]	[PVUP]	[PVPDN]	[PVIE]
PV0	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	TSPI1CSIN	Input	FT1a	0/1	0	[PVFR2]	0/1	0/1	0/1	1
	T32A01OUTB	Output	FT1a	0/1	1	[PVFR4]	0/1	0/1	0/1	0
PV1	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	UT0RTS_N	Output	FT1a	0/1	1	[PVFR1]	0/1	0/1	0/1	0
	TSPI1RXD	Input	FT1a	0/1	0	[PVFR2]	0/1	0/1	0/1	1
PV2	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	UT1RTS_N	Output	FT1a	0/1	1	[PVFR1]	0/1	0/1	0/1	0
	TSPI1TXD	Output	FT2a	0/1	1	[PVFR2]	0/1	0/1	0/1	0
PV3	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	UT1CTS_N	Input	FT1a	0/1	0	[PVFR1]	0/1	0/1	0/1	1
	TSPI1SCK	Input	FT1a	0/1	0	[PVFR2]	0/1	0/1	0/1	1

4.2.20. PORT W

Table 4.21 Port W registers setting

PORT	Reset Status	Input/Output	PORT Type	Control register						
				[PWDATA]	[PWCR]	[PWFRn]	[PWOD]	[PWUP]	[PWPDN]	[PWIE]
PW0	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	T32A04INA0	Input	FT1a	0/1	0	[PWFR4]	0/1	0/1	0/1	1
	T32A04INC0	Input	FT1a	0/1	0	[PWFR5]	0/1	0/1	0/1	1
PW1	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	T32A04OUTA	Output	FT1a	0/1	1	[PWFR4]	0/1	0/1	0/1	0
	T32A04OUTC	Output	FT1a	0/1	1	[PWFR5]	0/1	0/1	0/1	0
PW2	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	T32A04INA1	Input	FT1a	0/1	0	[PWFR4]	0/1	0/1	0/1	1
	T32A04INC1	Input	FT1a	0/1	0	[PWFR5]	0/1	0/1	0/1	1
PW3	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT20b	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	T32A04INB0	Input	FT1a	0/1	0	[PWFR4]	0/1	0/1	0/1	1
PW4	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	INT20a	Input	FT4a	0/1	0	0	0/1	0/1	0/1	1
	T32A04INB1	Input	FT1a	0/1	0	[PWFR4]	0/1	0/1	0/1	1
PW5	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	T32A04OUTB	Output	FT4a	0/1	1	[PWFR4]	0/1	0/1	0/1	0
PW6	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	UT3RTS_N	Output	FT1a	0/1	1	[PWFR1]	0/1	0/1	0/1	0
PW7	After reset			0	0	0	0	0	0	0
	Input Port	Input		0/1	0	0	0/1	0/1	0/1	1
	Output Port	Output		0/1	1	0	0/1	0/1	0/1	0
	UT3CTS_N	Input	FT1a	0/1	0	[PWFR1]	0/1	0/1	0/1	1

5. Block Diagrams of Ports

The port has eight types of circuits, FT1a to FT5a, FT11a and FT16a. Each circuit diagram is shown in the following page and after. The dot line block shows an equivalent circuit which is described in "Datasheet".

The "I/O Reset" shown in the circuit diagram is described the power on reset(POR) or the reset pin(RESET_N). Although, "I/O Reset" of debug pins(TMS/SWDIO.TDI,TDO/SWV,TCK/SWCLK,TRST_N) is the power on reset(POR) only.

5.1. Type FT1a




Figure 5.1 Port Type FT1a

5.2. Type FT2a




Figure 5.2 Port Type FT2a

5.3. Type FT2c




Figure 5.3 Port Type FT2c

5.4. Type FT3a




Figure 5.4 Port Type FT3a

5.5. Type FT4a




Figure 5.5 Port Type FT4a

5.6. Type FT5a




Figure 5.6 Port Type FT5a

5.7. Type FT11a




Figure 5.7 Port Type FT11a

5.8. Type FT16a




Figure 5.8 Port Type FT16a

6. Precaution

6.1. Pin status during a reset period

During the reset period, the pin status is high impedance except for below pins. And, the pull-up/pull-down is invalid.

- The debug interface alternate pins(PF0 to PF4) are debugging pin status.
- PG2(BOOT_N) works as a BOOT function. It is enabled to be input and pulled-up during pin reset period. At the rising edge of the reset signal, if PG2 is "High", the device enters single chip mode and boots from the on chip flash memory. If PG2 is "Low", the device enters single BOOT mode and boots from the internal BOOT ROM program.

6.2. Unused pin

We recommend that each unused pin should be connected to the power supply pins or GND pins via resistors.

Generally, if MCUs operate while the high-impedance pins left open, electrostatic damage or latch-up may occur in the internal LSI due to induced voltage influenced from external noise.

6.3. Important points of using debug interface pins used as general-purpose ports

After releasing reset, if the debug interface pins are used as the general I/O ports by the user program, the debug tool cannot be connected

If the debug tool cannot be connected, it can recover debug connection to erase the flash memory using UART connection set as single BOOT mode from external. For details, please refer to the reference manual of "Flash memory".

7. Revision History

Table 7.1 Revision History

Revision	Date	Description
1.0	2018-05-22	<p>New Release</p> <ul style="list-style-type: none"> - "Conventions" Modified explanation of Trademark - "3.Signal connection list" Table3.1 to Table3.5, Table3.7 to Table3.9 - "4.2.List of Port Functions and Setting" <ul style="list-style-type: none"> Table 3.1 Corrected UT0CTS_N, UT1CTS_N, UT1RTS_N Table 3.2 Corrected I2C1SDA, I2C1SCL, TSPI0RXD, TSPI1RXD, TSPI1TXD, TSPI1SCK, CANRX, CANTX Table 3.3 Corrected T32A00OUTC, T32A01INB1, T32A01INC0 Table 3.4 Corrected T32A03INA1, T32A03OUTB Table 3.5 Corrected T32A04OUTB Table 3.7 Corrected INT17a, INT17b, INT21 Table 3.8 Corrected ENC1A, ENC1B, ENC1Z, ENC2A, ENC2B, ENC2Z Table 3.9 Corrected TMS,TCK, TDI, TRST_N, TRACEDATA0 to 3, NBDSYNC, NBDDATA0 to 3 - "4.2.4.PORT C" Corrected PC1,PC6 - "4.2.5.PORTD" Corrected PD0 to PD5 - "4.2.6.PORT E" Corrected PE0 to PE2, PE4, PE7 - "4.2.7.PORT F" Corrected PF0 to PF4, PF6, PF7 - "4.2.8.PORT G" Corrected PG1, PG2, PG5 - "4.2.9.PORT H" Corrected PH0, PH1 - "4.2.10.PORT J" Corrected PJ0 to PJ7 - "4.2.11.PORT K" Corrected PK0 to PK7 - "4.2.12.PORT L" Corrected PL0 to PL7 - "4.2.13.PORT M" Corrected PM0 to PM7 - "4.2.14.PORT N" Corrected PN0 - "4.2.15.PORT P" Corrected PP1 - "4.2.16.PORT R" Corrected PR5 - "4.2.17.PORT T" Corrected PT2 - "4.2.18.PORTU" Corrected PU1, PU4 - "4.2.19.PORT V" Corrected PV3 - "4.2.20.PORT W" Corrected PW2, PW3 - "RESTRICTIONS ON PRODUCT USE" update
1.1	2018-09-03	<ul style="list-style-type: none"> -1. Outlines <ul style="list-style-type: none"> Corrected Function Classification : "Debug pin" to "Debug pins", "Control pin" to "Control pins" -4.2.3 PORT C <ul style="list-style-type: none"> Corrected [PxODJ] of I2C0SDA/I2C0SCL: "0/1" to "1" -4.2.3 PORT D <ul style="list-style-type: none"> Corrected [PxODJ] of I2C1SDA/I2C1SCL: "0/1" to "1" -4.2.8 PORT G <ul style="list-style-type: none"> Corrected PORT Type of BOOT_N: FT6a to FT16a -4.2.10 PORT J <ul style="list-style-type: none"> Modified Note "When using analog input" to "When using analog input(AINAx)" -4.2.11 PORT K <ul style="list-style-type: none"> Modified Note "When using analog input" to "When using analog input(AINAx)" -4.2.12 PORT L <ul style="list-style-type: none"> Modified Note "When using analog input" to "When using analog input(AINAx)" -4.2.13 PORT M <ul style="list-style-type: none"> Modified Note "When using analog input" to "When using analog input(AINAx)" -4.2.17 PORT T <ul style="list-style-type: none"> Corrected [PxODJ] of I2C0SDA/I2C0SCL: "0/1" to "1" -4.2.18 PORT U <ul style="list-style-type: none"> Corrected [PxODJ] of I2C1SDA/I2C1SCL: "0/1" to "1" -5. Block Diagrams of Ports <ul style="list-style-type: none"> Added description -5.8 Type FT16a
1.2	2019-06-13	<ul style="list-style-type: none"> -1. Outlines <ul style="list-style-type: none"> Corrected Function Classification : "Debug pin" to "Debug pins", "Control pin" to "Control pins" -4.2.3 PORT C <ul style="list-style-type: none"> Corrected [PxODJ] of I2C0SDA/I2C0SCL: "0/1" to "1" -4.2.3 PORT D <ul style="list-style-type: none"> Corrected [PxODJ] of I2C1SDA/I2C1SCL: "0/1" to "1" -4.2.8 PORT G <ul style="list-style-type: none"> Corrected PORT Type of BOOT_N: FT6a to FT16a -4.2.10 PORT J <ul style="list-style-type: none"> Modified Note "When using analog input" to "When using analog input(AINAx)" -4.2.11 PORT K <ul style="list-style-type: none"> Modified Note "When using analog input" to "When using analog input(AINAx)" -4.2.12 PORT L <ul style="list-style-type: none"> Modified Note "When using analog input" to "When using analog input(AINAx)" -4.2.13 PORT M <ul style="list-style-type: none"> Modified Note "When using analog input" to "When using analog input(AINAx)" -4.2.17 PORT T <ul style="list-style-type: none"> Corrected [PxODJ] of I2C0SDA/I2C0SCL: "0/1" to "1" -4.2.18 PORT U <ul style="list-style-type: none"> Corrected [PxODJ] of I2C1SDA/I2C1SCL: "0/1" to "1" -5. Block Diagrams of Ports <ul style="list-style-type: none"> Added description -5.8 Type FT16a

		Replaced FT6a to FT16a -6 Pin status during a reset period Corrected 2 nd paragraph : "during reset period" to "during pin reset period"
--	--	---

RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. **TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.**
- **PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE").** Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. **IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT.** For details, please contact your TOSHIBA sales representative or contact us via our website.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- **ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.**
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. **TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.**

TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION

<https://toshiba.semicon-storage.com/>