

# 8 Bit Microcontroller TLCS-870/C Series

# TMP86FM29LUG



# TOSHIBA

# The Functional Differences on Products basis: TMP86CM29L, TMP86Cx29B, TMP86CH21 and TMP86Cx20

Products name	TMP86CM29L	TMP86C829B TMP86CH29B TMP86CM29B	TMP86CH21 TMP86CH21A	TMP86C420 TMP86C820
ROM	32 K bytes	C829: 8K bytes CH29: 16K bytes CM29: 32K bytes	16K bytes	C420: 4K bytes C820: 8K bytes
RAM	1.5K bytes	C829: 512bytes CH29: 1.5K bytes CM29: 1.5K bytes	512bytes	256bytes
I/O port		39	pins	
Minumum command execution time		0.25µsec	at 16MHz	
Supply Voltage	1.8V to 3.6V at 8.0MHz/ 32.768kHz 2.7V to 3.6V at 16MHz/ 32.768kHz (Note4)	2.	8V to 5.5V at 4.2MHz/32.768kl 7V to 5.5V at 8.0MHz/32.768kl 5V to 5.5V at 16MHz/32.768kl	Hz
18-bit Timer counter	(ECIN input is both edge or single edge)		1ch (ECIN input is single edge)	
8-bit Timer counter		4ch		2ch
Time base timer		1	ch (V)	•
Watch dog timer			ch	_
UART/SIO		1ch (Note1)		N.A.
SIO		N.A		1ch
Key-on wakeup		40	ch	
A/D converter	10-bit A	VD: 8ch	8-bit A	/D: 8ch
LCD driver		32SEG	x 4COM	
Operating Temperature	-40 to	85 °C	-40 to 85 °C (Note2)	-40 to 85 °C
Package(Body size)	LQFP64(10x10mm)	$\sim (75)$	QFP64(14x14mm) LQFP64(10x10mm)	
Package (QFP64-P-1010-0.80C)	N.A	TMP86C829BFG TMP86CH29BFG TMP86CM29BFG	TMP86CH21FG	TMP86C420FG TMP86C820FG
Package (LQFP64-P-1010-0.50E)	N.A	TMP86C829BUG TMP86CH29BUG TMP86CM29BUG	TMP86CH21UG	TMP86C420UG TMP86C820UG
Package (LQFP64-P-1010-0.50D)	TMP86CM29LUG	N.A.	TMP86CH21AUG	N.A.

Note 1: UART and SIO can not use function synchronously because each function pins are shared.

Note 2: With TMP86CH21AUG the operating temperature (Topr) is -20 °C to 85 °C when the supply voltage VDD is less than 2.0V.

Note 3: TMP86C820/420 don't have the timer/counter-6 input/output and UART input/output.

Note 4: The electrial characteristics of TMP86CM29LUG are different from that of TMP86C829/CH29/CM29B, TMP86CH21/ CH21A and TMP86C420/C820. For details, please refer to "Electrical Characteristics" in data sheet of TMP86CM29LUG.

Note 5: The operating temperature (Topr) of AD characteristics of all products (TMP86C420/C820/CH21/CH21A/C829B/CH29B/ CM29B/CM29L) is -10 °C to 85 °C when the supply voltage VDD is less than 2.0V. For details, please refer to "AD Conversion Characteristics" in data sheet of each product.

Note 6: The characteristic of power supply current differs in each product. For details, please refer to "Electirical Characteristics" in data sheet of each product.

The Functional Differences on Products basis: TMP86C829B/CH29B/CM29B/PM29A/PM29B/FM29/CM29L/ FM29LUG.

Products name	TMP86C829B	TMP86CH29B TMP86CM29B	TMP86PM29A TMP86PM29B	TMP86FM29LUG	TMP86FM29 (TMP86FM29LUG is excluded.)	TMP86CM29L
ROM	8K bytes (MASK)	CH29B:16K bytes (MASK) CM29B:32K bytes (MASK)	32K bytes (OTP)	32K bytes (FLASH)	32K bytes (FLASH)	32K bytes (MASK)
RAM	512 bytes			1.5K bytes	$\bigcirc$	
DBR	(Flash memory co	128 bytes ontrol/status registers < are non-available.)	EEPCR, EEPSR>	128 bytes (Flash memory con- trol registers <flscr, flsstb=""> are available.)</flscr,>	128 t (Flash memory con <eepcr, eepsf<="" td=""><td></td></eepcr,>	
I/O port			39	pins		$\checkmark$
Large current output (Nch) port	4 pi	ns (Sink-open-drain ou 20 mA (Typ)	tput)	4 pin:	s (Sink-open-drain out) 6 mA (Typ)	put)
Interrupt sources			External:	5 Internal: 14		/
Timer/Counter	18bit Timer/Counter: 1ch 8bit Timer/Counter: 4ch					
UART/SIO	1ch (Note1)					
Key-on wakeup	4ch (7)					
AD converter		~	10bit x 8	ch (Note3)	<i>/</i>	
LCD driver		<	32SEG	x 4COM		
Circuitry of TEST pin		VDD				
Feedback resistor in High- frequency circuit (Note4)		R <sub>f</sub> = 1.2 MΩ(Typ)			R <sub>f</sub> = 3 MΩ(Typ)	
Feedback resistor in Low- frequency circuit (Note4)		$R_f = 20 \text{ M}\Omega \text{ (Typ)}$ $R_f = 20 \text{ M}\Omega \text{ (Typ)}$				
Emulation Chip (Note2)			TMP86	C929AXB		
Package	N.S.	QFP64-P-1414-0.80C LQFP64-P-1010-0.50E		LQFP64- P-1010-0.50D	QFP64- P-1414-0.80C LQFP64- P-1010-0.50E	LQFP64- P-1010-0.50D
Operating voltage (Note 5)	2.701	to 5.5V at 4.2MHz/32.7 to 5.5V at 8.0MHz/32.7 to 5.5V at 16MHz/32.7	68kHz	1.8V to 3.6V at 4.0MHz/32.768kHz 2.7V to 3.6V at 8MHz/32.768kHz (Note 6)	1.8V to 3.6V at 8.0MHz/32.768kHz 2.7V to 3.6V at 16MHz/32.768kHz (Note 6)	1.8V to 3.6V at 8.0MHz/32.768kHz 2.7V to 3.6V at 16MHz/32.768kHz

Note 1: UART and SIO can not use function synchronously because each function pins are shared.

Note 2: An emulation chip (TMP86C929AXB) can't emulate the Flash memory functions, CPU wait and serial PROM mode. Therefore, if the software which includes Flash memory function or CPU wait is executed in TMP86C929AXB, the operation might be different from TMP86FM29/CM29L.

Note 3: The operating temperature (Topr) of AD characteristics of all products (TMP86C829B/CH29B/CM29B/PM29A/PM29B/ FM29/CM29L/FM29L) is -10 °C to 85 °C when the supply voltage VDD is less than 2.0V. For details, please refer to "AD Conversion Characteristics" in data sheet of each product.

Note 4: The typical value of high and low frequency feedback resistor in TMP86FM29/CM29L /FM29L are different from that of the other products. For details, please refer to "Input/Output Circuitry" in data sheet of each product.

Note 5: The characteristic of power supply current differs in each product. For details, please refer to "Electirical Characteristics" in data sheet of each product.

Note 6: The recommended operating condition of serial PROM mode in TMP86FM29/FM29L is different from MCU mode. Fore details, please refer to "Electrical Characteristics" in data sheet of each product.

Condition		Halt/Operate		
Condition	Wait Time'	CPU	Peripherals	
After reset release	2 <sup>10</sup> /fc [s]	Halt	Halt	
Changing from STOP mode to NORMAL mode (at EEPCR <mnpwdw>="1"</mnpwdw>	2 <sup>10</sup> /fc [s]	Halt	Operate	
Changing from STOP mode to SLOW mode (at EEPCR <mnpwdw>="1")</mnpwdw>	2³/fc [s]	Halt	Operate	
Changing from IDLE0/1/2 mode to NORMAL mode (at EEPCR <mnpwdw>="0")</mnpwdw>	2 <sup>10</sup> /fc [s]	Halt	Operate	
Changing from SLEEP0/1/2 mode to SLOW mode (at EEPCR <mnpwdw>="0")</mnpwdw>	2³/fc [s]	Halt	Operate	

Note 1: TMP86FM29 (TMP86FM29LUG is excluded.) has a CPU wait function which is a warming up (CPU halt) of CPU for stabilizing of power supply of Flash memory. Even though TMP86CM29L doesn't have a Flash memory, the CPU wait function is inserted to keep the compatibility with Flash product (TMP86FM29). During the CPU wait period except RESET, CPU is halted but peripheral functions are not halted. Therefore, if the interrupt occurs during the CPU wait period, the interrupt latch (IL) is set and when IMF has been set to "1", the interrupt service routine might be executed after CPU wait period. For details, please refer to "Flash Memory" in TMP86FM29 data sheet. TMP86FM29 (Flash product) should be used as non-volatile product to confirm the software of TMP86CM29L because of the above reason. And TMP86PM29A/PM29B (OTP product) should be used as non-volatile product to confirm the software of TMP86CM29L because of TMP86C829B/CH29B/CM29B.

Note 2: TMP86FM29LUG does not have warming up of CPU for stabilizing of power supply of Flash memory.



- Note 1: TMP86FM29/CM29L/FM29L can't use LCD panel which is driven by 5V because the maximum recommended voltage is 3.6V. Therefore, the voltage level of V3 pin always should be under 3.6V.
- Note 2: The operating temperature of TMP86FM29/CM29L/FM29L in Type-1 and Type-2 is -10 °C to 85 °C. For details, please refer to "LCD Driver" and "Electrical Characteristics" in data sheet.
- Note 3: The operating temperature of TMP86C829B/CH29B/CM29B in all Types (Type 1 to 5) is -40 °C to 85 °C. However, there is a voltage level limitation of V3 and VDD pin in each type. For details, please refer to "LCD Driver" and "Electrical Characteristics" in data sheet.

# **Revision History**

Date	Revision	Comment
2010/3/31	Tentative 1	First Release
2010/4/27	1	First Release
2010/8/3	2	Contents Revised
2010/10/7	3	Contents Revised

# **Table of Contents**

# The Functional Differences on Products basis: TMP86CM29L, TMP86Cx29B, TMP86CH21 and TMP86Cx20

#### TMP86FM29LUG

1.1	Features	
	Pin Assignment	$\Diamond$ (O) $\bigcirc$ 3
	Block Diagram	

 1.4
 Pin Names and Functions
 5

#### 2. Operational Description

### 2.1 CPU Core Functions

2.1.1 Memory Address Map	9
2.1.2 Program Memory (Flash)	9
2.1.3 Data Memory (RAM)	9
2.2 System Clock Controller	10
2.2.1 Clock Generator	
2.2.2 Timing Generator	
2.2.2.1 Configuration of timing generator	
2.2.2.2 Machine cycle	
2.2.3 Operation Mode Control Circuit	13
2.2.3.1 Single-clock mode	
2.2.3.2 Dual-clock mode	
2.2.3.3 STOP mode	10
2.2.4 Operating Mode Control	
2.2.4.1 STOP mode	
2.2.4.2 IDLE1/2 mode and SLEEP1/2 mode	
2.2.4.3 IDLE0 and SLEEP0 modes (IDLE0, SLEEP0)	
2.2.4.4 SLOW mode	
2.3 Reset Circuit	
2.3.1 External Reset Input	
2.3.2 Address trap reset	
2.3.3 Watchdog timer reset	
2,3.4 System clock reset	32

#### 3. Interrupt Control Circuit

3.1 Interrupt latches (IL15 to IL2)	
3.2 Interrupt enable register (EIR)	
3.2.1 Interrupt master enable flag (IMF)	
3.2.2 Individual interrupt enable flags (EF15 to EF4)	
3.3 Interrupt Source Selector (INTSEL)	
3.4 Interrupt Sequence	
3.4.1 Interrupt acceptance processing is packaged as follows.	
3.4.2 Saving/restoring general-purpose registers	
3.4.2.1 Using PUSH and POP instructions	
3.4.2.2 Using data transfer instructions	

.....9



#### 8. 18-Bit Timer/Counter (TC1)

8.1	Configuration	6	9
-----	---------------	---	---

8.2	Control	 70
	Function	
8.3.1	Timer mode	
8.3.2	2 Event Counter mode	
8.3.3	Pulse Width Measurement mode	
8.3.4	Frequency Measurement mode	

#### 9. 8-Bit TimerCounter (TC3, TC4)

9.1	Configuration	$(\bigcirc)$	79
9.2	TimerCounter Control	$\square$	80
9.3	Function		85
9.3.	1 8-Bit Timer Mode (TC3 and 4)		85
9.3.	2 8-Bit Event Counter Mode (TC3, 4).		86
9.3.	3 8-Bit Programmable Divider Output (PDO) Mode (TC3, 4)		86
9.3.	4 8-Bit Pulse Width Modulation (PWM) Output Mode (TC3 4)		89
9.3.	5 16-Bit Timer Mode (TC3 and 4)	$\wedge$ $\neg \cup / / /$	91
9.3.		<u> </u>	92
9.3.			92
9.3.	8 16-Bit Programmable Pulse Generate (PPG) Output Mode (TC3 and 4)		95
9.3.			97
ç	0.3.9.1 Low-Frequency Warm-up Counter Mode		
	$(NORMAL1 \rightarrow NORMAL2 \rightarrow SLOW2 \rightarrow SLOW1)$		
ç	0.3.9.2 High-Frequency Warm-Up Counter Mode	$\langle \langle U \rangle \rangle$	
	$(SLOW1 \rightarrow SLOW2 \rightarrow NORMAL2 \rightarrow NORMAL1)$		

# 10. 8-Bit TimerCounter (TC5, TC6)

10.1 (	Configuration	
	FimerCounter Control	
10.3 H	Function	
10.3.1	8-Bit Timer Mode (TC5 and 6)	
10.3.2	8-Bit Event Counter Mode (TC6)	
10.3.3	8-Bit Programmable Divider Output (PDO) Mode (TC6)	
10.3.4	8-Bit Pulse Width Modulation (PWM) Output Mode (TC6)	
10.3.5	16-Bit Timer Mode (TC5 and 6)	
10.3.6	16-Bit Pulse Width Modulation (PWM) Output Mode (TC5 and 6)	
10.3.7	16-Bit Programmable Pulse Generate (PPG) Output Mode (TC5 and 6)	
10.3.8	Warm-Up Counter Mode	
10.3.		
	$(NORMAL1 \rightarrow NORMAL2 \rightarrow SLOW2 \rightarrow SLOW1)$	
10.3.	8.2 High-Frequency Warm-Up Counter Mode	
$\sim$	$(SLOW1 \rightarrow SLOW2 \rightarrow NORMAL2 \rightarrow NORMAL1)$	

#### 11. Asynchronous Serial interface (UART)

11.1	Configuration	
11.2	Control	
11.3	Transfer Data Format	
11.4	Transfer Rate	
11.5	Data Sampling Method	
	STOP Bit Length	
11.7	Parity	
11.8	Transmit/Receive Operation	
11.8	Data Transmit Operation	125
11.8.2	2 Data Receive Operation	
11.8	1 Data Transmit Operation	125

	11.9 \$	Status Flag	
	11.9.1	Parity Error	126
	11.9.2	Framing Error	
	11.9.3 11.9.4	Overrun Error Receive Data Buffer Full	
	11.9.5	Transmit Data Buffer Empty	
	11.9.6	Transmit End Flag	
2.	Synch	aronous Serial Interface (SIO)	
	12.1	Configuration	120
		8	
	12.2	Control	
		Serial clock	*
	12.3.1 12.3	Clock source	132
	12.3	1.2 External clock	
	12.3.2		133
	12.3. 12.3		
	12.4 I		
	12.5 I	Number of bits to transfer	
		Fransfer Mode	
	12.6.1	4-bit and 8-bit transfer modes.	134
	12.6.2	4-bit and 8-bit receive modes.	136
	12.6.3	8-bit transfer / receive mode	137
	40.1.1		
3.	10-bit	AD Converter (ADC)	
	13.1	Configuration	
	13.2 I	Register configuration	142
	13.3	Function	144
	13.3.1	Software Start Mode	
	13.3.2	Software Start Mode	145
	13.3.3	Register Setting	
		STOP/SLOW Modes during AD Conversion	
	<b>13.5</b>	Analog Input Voltage and AD Conversion Result	148
	13.6 l	Precautions about AD Converter	149
	13.6.1	Analog input pin voltage range	149
	13.6.2	Analog input shared pins	
	13.6.3	Noise Countermeasure	149
4.	Key-o	m Wakeup (KWU)	
	14.1 (	Configuration	151
		Control	
		Function	151

#### 15. LCD Driver

15.1	Configuration	153
	Control	
	.1 LCD driving methods	

	15.2.2 Frame frequency		15	56
	15.2.3.1 When using the 15.2.3.2 When using an	e booster circuit (LCDCR <bres>="1") external resistor divider (LCDCR<bres>="0")</bres></bres>	$\sim$	
	15.3 LCD Display (	Deration		159
	15.3.1 Display data sett	ng	15	59
		d of LCD Driver		161
	15.4.1 Initial setting			
	15.4.2 Store of display	lata	16	51
	15.4.3 Example of LCD	drive output	16	54
		<b>r</b>	$\langle \bigcirc \rangle$	
16.	Flash Memory			
			$\langle \langle \rangle \rangle \langle \rangle \rangle \langle \langle \rangle \rangle \rangle \langle \langle \rangle \rangle \langle \rangle \langle \rangle$	
	16.1 Flash Memory	Control		170
	16.1.1 Flash Memory C	ommand Sequence Execution Control (FLSCR <	FLSMD>)	
	16.1.2 Flash Memory S	andby Control (FLSSTB <fstb>)</fstb>	()	70
	16.2 Command Seq	uence		172
	16.2.1 Byte Program	AL N	$\sim$ 17	72
	16.2.2 Sector Erase (4-k	byte Erase)		72
	16.2.3 Chip Erase (All I	Erase)		73
	16.2.4 Product ID Entry			73
	16.2.5 Product ID Exit			73
	16.2.6 Security Program			73
	16.3 Toggle Bit (D6	),		174
	16.4 Access to the F	lash Memory Area		175
	16.4.1 Flash Memory C	ontrol in the Serial PROM Mode		75
	16.4.1.1 How to write to	the flash memory by executing the control program in t	he RAM area (in the RAM loader mode within the serial	
	PROM mod			
	16.4.2 Flash Memory C	ontrol in the MCU mode		17
	16.4.2.1 How to write to	o the flash memory by executing a user write control pro	ogram in the RAM area (in the MCU mode)	

# 17. Serial PROM Mode

 $\left\{ \right\}$ 

17.1 Outline	179
17.1 Outline 17.2 Memory Mapping 17.3 Serial PROM Mode Setting	179
17.3 Serial PROM Mode Setting	180
17.3.1 Serial PROM Mode Control Pins	180
17.3.2 Pin Eulerion	180
17.3.3 Example Connection for On-Board Writing	
17.3.4 Activating the Serial PROM Mode	
17.4 Interface Specifications for UART	
17.5 Operation Command	
17.6 Operation Mode	
17.6.1 Flash Memory Brasing Mode (Operating command: F0H)	
17.6.2 Flash Memory Writing Mode (Operation command: 30H)	
17.6.3 RAM Loader Mode (Operation Command: 60H)	
17.6.4 Flash Memory SUM Output Mode (Operation Command: 90H)	
17.6.5 Product ID Code Output Mode (Operation Command: C0H)	
17.6.6 Flash Memory Status Output Mode (Operation Command: C3H)	
17.6.7 Flash Memory security program Setting Mode (Operation Command: FAH)	
17.7 Error Code	198
17.8 Checksum (SUM)	
17.8.1 Calculation Method	
17.8.2 Calculation data	
17.9 Intel Hex Format (Binary)	
17.10 Passwords	
17.10.1 Password String	

 $( \cap )$ 



20. Package Dimensions



#### CMOS 8-Bit Microcontroller

# TMP86FM29LUG

Product No.	ROM (FLASH)	RAM	Package	Emulation Chip
TMP86FM29LUG	32768 bytes	1536 bytes	LQFP64-P-1010-0.50D	TMP86C929AXB

#### 1.1 Features

- 1. 8-bit single chip microcomputer TLCS-870/C series
  - Instruction execution time :
    - 0.50 µs (at 8 MHz)
    - 122 µs (at 32.768 kHz)
  - 132 types & 731 basic instructions
- 2. 19interrupt sources (External : 5 Internal : 14)
- 3. Input / Output ports (39 pins)

Large current output: 4pins (Typ. 6mA), LED direct drive

- 4. Prescaler
  - Time base timer
    - Divider output function
- 5. Watchdog Timer
- 6. 18-bit Timer/Counter : 1ch
  - Timer Mode
  - Event Counter Mode
  - Pulse Width Measurement Mode
  - Frequency Measurement Mode
- 7. 8-bit timer counter : 4 ch
  - Timer, Event counter, Programmable divider output (PDO),
    - Pulse width modulation (PWM) output,
      - Programmable pulse generation (PPG),
      - 16bit mode (8bit timer 2ch combination) modes
  - 8-bit UART/SIO : 1 ch
- 9. 8-bit Serial Interface (UART/SIO): 1 ch
- 10. 10-bit successive approximation type AD converter
  - Analog input: 8 ch
- 11. Key-on wakeup : 4 ch
- 12. LCD driver/controller
  - Built-in voltage booster for LCD driver With display memory
  - LCD direct drive capability (MAX 32 seg  $\times$  4 com)
  - 1/4,1/3,1/2duties or static drive are programmably selectable
- 13. Clock operation
  - Single clock mode

This product uses the Super Flash® technology under the licence of Silicon Storage Technology, Inc. Super Flash® is registered trademark of Silicon Storage Technology, Inc.

Dual clock mode

14. Low power consumption operation

STOP mode: Oscillation stops. (Battery/Capacitor back-up.)

SLOW1 mode: Low power consumption operation using low-frequency clock.(High-frequency clock stop.)

SLOW2 mode: Low power consumption operation using low-frequency clock.(High-frequency clock oscillate.)

IDLE0 mode: CPU stops, and only the Time-Based-Timer(TBT) on peripherals operate using high frequency clock. Release by falling edge of the source clock which is set by TBTCR<TBTCK>.

IDLE1 mode: CPU stops and peripherals operate using high frequency clock. Release by interruputs(CPU restarts).

IDLE2 mode: CPU stops and peripherals operate using high and low frequency clock. Release by interruputs. (CPU restarts).

SLEEP0 mode: CPU stops, and only the Time-Based-Timer(TBT) on peripherals operate using low frequency clock.Release by falling edge of the source clock which is set by TBTCR<TBTCK>.

SLEEP1 mode: CPU stops, and peripherals operate using low frequency clock. Release by interruput.(CPU restarts).

SLEEP2 mode: CPU stops and peripherals operate using high and low frequency clock. Release by interruput.

15. Wide operation voltage:

2.7 V to 3.6 V at 8MHz /32.768 kHz 1.8 V to 3.6 V at 4 MHz /32.768 kHz

#### 1.2 Pin Assignment



## 1.3 Block Diagram





## 1.4 Pin Names and Functions

The TMP86FM29LUG has MCU mode, parallel PROM mode, and serial PROM mode. Table 1-1 shows the pin functions in MCU mode. The serial PROM mode is explained later in a separate chapter.

#### Table 1-1 Pin Names and Functions(1/4)

Din Nome	Din Number	Inc. it/Output	Frankland
Pin Name	Pin Number	Input/Output	Functions
P17		IO	PORT17
SEG24	27	0	LCD segment output 24
SCK		IO	Serial Clock I/O
P16		10	PORT16
SEG25	26	0	LCD segment output 25
TXD	20	0	UART data output
SO		0	Serial Data Output
P15		IO	PORT15
SEG26	0.5	0	LCD segment output 26
RXD	25	1	VART data input
SI			Serial Data Input
P14		10	PORT14
SEG27	24		LCD segment output 27
INT3			External interrupt 3 input
P13		O	PORT13
SEG28	23		LCD segment output 28
INT2			External interrupt 2 input
P12			PORT12
SEG29	22	(( )) o	LCD segment output 29 External interrupt 1 input
INT1			External interrupt 1 input
P11	21	Г <u>(</u> 10 <sup>(</sup>	PORT11
SEG30	21		LCD segment output 30
P10		40	PORT10
SEG31	20	)	LCD segment output 31
<b>D</b> 00			PORT22
P22	\$ /17		Resonator connecting pins(32.768kHz) for inputting external
XTOUT		0	clock
			PORT21
	6	10	Resonator connecting pins(32.768kHz) for inputting external
XTIN			clock
P20	$\forall$	10	PORT20
INT5	9		External interrupt 5 input
STOP			STOP mode release signal input
P33		ю	PORT33
PDO6/PWM6/PPG6	64	0	PDO6/PWM6/PPG6 output
TC6		1	TC6 input
P32	$\rightarrow$	10	PORT32
PDO4/PWM4/PPG4	63	0	PDO4/PWM4/PPG4 output
TC4			TC4 input
P31		10	PORT31
PDO3/PWM3	62	0	PDO3/PWM3 output
TC3			TC3 input

#### Table 1-1 Pin Names and Functions(2/4)

Pin Name	Pin Number	Input/Output	Functions
P30	61	10	PORT30
DVO		0	Divider Output
P57	35	10	PORT57
SEG16		0	LCD segment output 16
P56	34	10	PORT56
SEG17		0	LCD segment output 17
P55	33	10	PORT55
SEG18		0	LCD segment output 18
P54	32	10	PORT54
SEG19		0	LCD segment output 19
P53	31	10	PORT53
SEG20		0	LCD segment output 20
P52	30	10	PORT52
SEG21		0	LCD segment output 21
P51 SEG22	29		PORT51 LCD segment output 22
P50 SEG23	28	00	PORT50 LCD segment output 23
P67 AIN7 STOP5	17		PORT67 Analog Input7 STOP5 input
P66 AIN6 STOP4	16		PORT66 Analog Input6 STOP4 input
P65 AIN5 STOP3	15		PORT65 Analog Input5 STOP3 input
P64 AIN4 STOP2	14		PORT64 Analog Input4 STOP2 input
P63 AIN3 INTO	13		PORT63 Analog Input3 External interrupt 0 input
P62 AIN2 ECNT	12		PORT62 Analog Input2 ECNT input
P61	11	10	PORT61
AIN1		1	Analog Input1
ECIN		1	ECIN input
P60	10	IO	PORT60
AIN0		I	Analog Input0

Table 1-1 Pin Names and Functions(3/4)

Pin Name	Pin Number	Input/Output	Functions
P77 SEG8	43	10 0	PORT77 LCD segment output 8
P76 SEG9	42	10 0	PORT76 LCD segment output 9
P75 SEG10	41	10 0	PORT75 LCD segment output 10
P74 SEG11	40	10 0	PORT74 LCD segment output 11
P73 SEG12	39	10 0	PORT73 LCD segment output 12
P72 SEG13	38	10 0	PORT72 LCD segment output 13
P71 SEG14	37	0	PORT71 LCD segment output 14
P70 SEG15	36		PORT70 LCD segment output 15
SEG7	44	0	LCD segment output 7
SEG6	45	o	LCD segment output 6
SEG5	46	0	LCD segment output 5
SEG4	47	o	LCD segment output 4
SEG3	48	• •	LCD segment output 3
SEG2	49 ((	0	LCD segment output 2
SEG1	50		LCD segment output 1
SEG0	51	0	LCD segment output 0
СОМЗ	52		LCD common output 3
COM2	53	0	LCD common output 2
COM1	54	0	LCD common output 1
СОМО	55	0	LCD common output 0
V3	56		LCD voltage booster pin
V2	57		LCD voltage booster pin
V1	58		LCD voltage booster pin
Q1	59	)) -	LCD voltage booster pin
CO	60	-	LCD voltage booster pin

Table 1-1 Pin Names and Functions(4/4)

Pin Name	Pin Number	Input/Output	Functions
XIN	2	I	Resonator connecting pins for high-frequency clock
XOUT	3	0	Resonator connecting pins for high-frequency clock
RESET	8	Ю	Reset signal
TEST	4	I	Test pin for out-going test. Normally, be fixed to low.
VAREF	18	I	Analog Base Voltage Input Pin for A/D Conversion
AVDD	19	I	Analog Power Supply
VDD	5	I	Power Supply
VSS	1	I	0V(GND)

# 2. Operational Description

#### 2.1 CPU Core Functions

The CPU core consists of a CPU, a system clock controller, and an interrupt controller.

This section provides a description of the CPU core, the program memory, the data memory, and the reset circuit.

#### 2.1.1 Memory Address Map

The TMP86FM29LUG memory is composed Flash, RAM, DBR(Data buffer register) and SFR(Special function register). They are all mapped in 64-Kbyte address space. Figure 2-1 shows the TMP86FM29LUG memory address map.



#### 2.1.2 Program Memory (Flash)

The TMP86FM29LUG has a 32768 bytes (Address 8000H to FFFFH) of program memory (Flash).

#### 2.1.3 Data Memory (RAM)

The TMP86FM29LUG has 1536bytes (Address 0040H to 063FH) of internal RAM. The first 192 bytes (0040H to 00FFH) of the internal RAM are located in the direct area; instructions with shorten operations are available against such an area.

The data memory contents become unstable when the power supply is turned on; therefore, the data memory should be initialized by an initialization routine.

Example : Clears RAM to "00H". (TMP86FM29LUG)

	LD	HL, 0040H
	LD	Α, Η
	LD	BC, 05FFH
SRAMCLR:	LD	(HL), A
	INC	HL
	DEC	BC
	JRS	F, SRAMCLR

; Start address setup ; Initial value (00H) setup

#### 2.2 System Clock Controller

The system clock controller consists of a clock generator, a timing generator, and a standby controller.



#### Clock Generator 2.2.1

The clock generator generates the basic clock which provides the system clocks supplied to the CPU core and peripheral hardware. It contains two oscillation circuits: One for the high-frequency clock and one for the lowfrequency clock. Power consumption can be reduced by switching of the standby controller to low-power operation based on the low-frequency clock.

The high-frequency (fc) clock and low-frequency (fs) clock can easily be obtained by connecting a resonator between the XIN/XOUT and XTIN/XTOUT pins respectively. Clock input from an external oscillator is also possible. In this case, external clock is applied to XIN/XTIN pin with XOUT/XTOUT pin not connected.

# TOSHIBA



#### Figure 2-3 Examples of Resonator Connection

Note: The function to monitor the basic clock directly at external is not provided for hardware, however, with disabling all interrupts and watchdog timers, the oscillation frequency can be adjusted by monitoring the pulse which the fixed frequency is outputted to the port by the program.

The system to require the adjustment of the oscillation frequency should create the program for the adjustment in advance.

#### 2.2.2 Timing Generator

The timing generator generates the various system clocks supplied to the CPU core and peripheral hardware from the basic clock (fc or fs). The timing generator provides the following functions.

- 1. Generation of main system clock
- 2. Generation of divider output  $(\overline{\text{DVO}})$  pulses
- 3. Generation of source clocks for time base timer
- 4. Generation of source clocks for watchdog timer
- 5. Generation of internal source clocks for timer/counters
- 6. Generation of warm-up clocks for releasing STOP mode
- 7. LCD

#### 2.2.2.1 Configuration of timing generator

The timing generator consists of a 2-stage prescaler, a 21-stage divider, a main system clock generator, and machine cycle counters.

An input clock to the 7th stage of the divider depends on the operating mode, SYSCR2<SYSCK> and TBTCR<DV7CK>, that is shown in Figure 2-4. As reset and STOP mode started/canceled, the prescaler and the divider are cleared to "0".



# TOSHIBA

#### Timing Generator Control Register



#### 2.2.2.2 Machine cycle

Instruction execution and peripheral hardware operation are synchronized with the main system clock.

The minimum instruction execution unit is called an "machine cycle". There are a total of 10 different types of instructions for the TLCS-870/C Series: Ranging from 1-cycle instructions which require one machine cycle for execution to 10-cycle instructions which require 10 machine cycles for execution. A machine cycle consists of 4 states (S0 to S3), and each state consists of one main system clock.



#### 2.2.3 Operation Mode Control Circuit

The operation mode control circuit starts and stops the oscillation circuits for the high-frequency and lowfrequency clocks, and switches the main system clock. There are three operating modes: Single clock mode, dual clock mode and STOP mode. These modes are controlled by the system control registers (SYSCR1 and SYSCR2). Figure 2-6 shows the operating mode transition diagram.

#### 2.2.3.1 Single-clock mode

Only the oscillation circuit for the high-frequency clock is used, and P21 (XTIN) and P22 (XTOUT) pins are used as input/output ports. The main-system clock is obtained from the high-frequency clock. In the single-clock mode, the machine cycle time is 4/fc [s].

#### (1) NORMAL1 mode

In this mode, both the CPU core and on-chip peripherals operate using the high-frequency clock. The TMP86FM29LUG is placed in this mode after reset.

#### (2) IDLE1 mode

In this mode, the internal oscillation circuit remains active. The CPU and the watchdog timer are halted; however on-chip peripherals remain active (Operate using the high-frequency clock).

IDLE1 mode is started by SYSCR2<IDLE> = "1", and IDLE1 mode is released to NORMAL1 mode by an interrupt request from the on-chip peripherals or external interrupt inputs. When the IMF (Interrupt master enable flag) is "1" (Interrupt enable), the execution will resume with the acceptance of the interrupt, and the operation will return to normal after the interrupt service is completed. When the IMF is "0" (Interrupt disable), the execution will resume with the instruction which follows the IDLE1 mode start instruction.

#### (3) IDLE0 mode

In this mode, all the circuit, except oscillator and the timer-base-timer, stops operation.

This mode is enabled by SYSCR2<TGHALT> = "1".

When IDLE0 mode starts, the CPU stops and the timing generator stops feeding the clock to the peripheral circuits other than TBT. Then, upon detecting the falling edge of the source clock selected with TBTCR<TBTCK>, the timing generator starts feeding the clock to all peripheral circuits.

When returned from IDLE0 mode, the CPU restarts operating, entering NORMAL1 mode back again. IDLE0 mode is entered and returned regardless of how TBTCR<TBTEN> is set. When IMF = "1", EF6 (TBT interrupt individual enable flag) = "1", and TBTCR<TBTEN> = "1", interrupt processing is performed. When IDLE0 mode is entered while TBTCR<TBTEN> = "1", the INTTBT interrupt latch is set after returning to NORMAL1 mode.

#### 2.2.3.2 Dual-clock mode

Both the high-frequency and low-frequency oscillation circuits are used in this mode. P21 (XTIN) and P22 (XTOUT) pins cannot be used as input/output ports. The main system clock is obtained from the high-frequency clock in NORMAL2 and IDLE2 modes, and is obtained from the low-frequency clock in SLOW and SLEEP modes. The machine cycle time is 4/fc [s] in the NORMAL2 and IDLE2 modes, and 4/fs [s] (122  $\mu$ s at fs = 32,768 kHz) in the SLOW and SLEEP modes.

The TLCS-870/C is placed in the single-clock mode during reset. To use the dual-clock mode, the low-frequency oscillator should be turned on at the start of a program.

#### (1) NORMAL2 mode

In this mode, the CPU core operates with the high-frequency clock. On-chip peripherals operate using the high-frequency clock and/or low-frequency clock.

#### (2) SLOW2 mode

In this mode, the CPU core operates with the low-frequency clock, while both the high-frequency clock and the low-frequency clock are operated. As the SYSCR2<SYSCK> becomes "1", the hardware changes into SLOW2 mode. As the SYSCR2<SYSCK> becomes "0", the hardware changes into NOR-MAL2 mode. As the SYSCR2<XEN> becomes "0", the hardware changes into SLOW1 mode. Do not clear SYSCR2<XTEN> to "0" during SLOW2 mode.

#### (3) SLOW1 mode

This mode can be used to reduce power-consumption by turning off oscillation of the high-frequency clock. The CPU core and on-chip peripherals operate using the low-frequency clock.

Switching back and forth between SLOW1 and SLOW2 modes are performed by SYSCR2<XEN>. In SLOW1 and SLEEP modes, the input clock to the 1st stage of the divider is stopped; output from the 1st to 6th stages is also stopped.

#### (4) IDLE2 mode

In this mode, the internal oscillation circuit remain active. The CPU and the watchdog timer are halted; however, on-chip peripherals remain active (Operate using the high-frequency clock and/or the low-frequency clock). Starting and releasing of IDLE2 mode are the same as for IDLE1 mode, except that operation returns to NORMAL2 mode.

#### (5) SLEEP1 mode

In this mode, the internal oscillation circuit of the low-frequency clock remains active. The CPU, the watchdog timer, and the internal oscillation circuit of the high-frequency clock are halted; however, onchip peripherals remain active (Operate using the low-frequency clock). Starting and releasing of SLEEP mode are the same as for IDLE1 mode, except that operation returns to SLOW1 mode. In SLOW1 and SLEEP1 modes, the input clock to the 1st stage of the divider is stopped; output from the 1st to 6th stages is also stopped.

#### (6) SLEEP2 mode

The SLEEP2 mode is the idle mode corresponding to the SLOW2 mode. The status under the SLEEP2 mode is same as that under the SLEEP1 mode, except for the oscillation circuit of the high-frequency clock.

#### (7) SLEEP0 mode

In this mode, all the circuit, except oscillator and the timer-base-timer, stops operation. This mode is enabled by setting "1" on bit SYSCR2<TGHALT>.

When SLEEP0 mode starts, the CPU stops and the timing generator stops feeding the clock to the peripheral circuits other than TBT. Then, upon detecting the falling edge of the source clock selected with TBTCR<TBTCK>, the timing generator starts feeding the clock to all peripheral circuits.

When returned from SLEEP0 mode, the CPU restarts operating, entering SLOW1 mode back again. SLEEP0 mode is entered and returned regardless of how TBTCR<TBTEN> is set. When IMF = "1", EF6 (TBT interrupt individual enable flag) = "1", and TBTCR<TBTEN> = "1", interrupt processing is performed. When SLEEP0 mode is entered while TBTCR<TBTEN> = "1", the INTTBT interrupt latch is set after returning to SLOW1 mode.

#### 2.2.3.3 STOP mode

In this mode, the internal oscillation circuit is turned off, causing all system operations to be halted. The internal status immediately prior to the halt is held with a lowest power consumption during STOP mode.

STOP mode is started by the system control register 1 (SYSCR1), and STOP mode is released by a inputting (Either level-sensitive or edge-sensitive can be programmable selected) to the  $\overline{\text{STOP}}$  pin. After the warm-up period is completed, the execution resumes with the instruction which follows the STOP mode start instruction.



Note 1: NORMAL1 and NORMAL2 modes are generically called NORMAL; SLOW1 and SLOW2 are called SLOW; IDLE0, IDLE1 and IDLE2 are called IDLE; SLEEP0, SLEEP1 and SLEEP2 are called SLEEP.

Note 2: The mode is released by falling edge of TBTCR<TBTCK> setting.

#### Figure 2-6 Operating Mode Transition Diagram

Table 2-1 Operating Mode and Conditions

Operating Mode		Osc High Frequency	llator Low Frequency	CPU Core	WDT	TBT	AD Converter	Other Peripherals	Machine Cy- cle Time
	RESET	X 7		Reset	Reset	Reset	Reset	Reset	
	NORMAL1	Oscillation	~	Operate	Operate		Operate	Operate	4/fo [o]
Single clock	IDLE1	Oscillation	Stop			Operate	Operate	Operate	4/fc [s]
	IDLE0	)		Halt	Halt		Halt	Halt	
	STOP	Stop (				Halt	Tidit		-
	NORMAL2			Operate with High-freq.	Operate with High or Low- freq.	Operate	Operate	Operate	4/fc [s]
	IDLE2	Oscillation		Halt	Halt				
	SLOW2		Oscillation	Operate with Low-freq.	Operate with Low-freq.				
Dual clock	SLEEP2		Coondition	Halt	Halt	opolato			
	SLOW1			Operate with Low-freq.	Operate with Low-freq.		Halt		4/fs [s]
	SLEEP1	Stop							
	SLEEP0			Halt	Halt			Halt	
	STOP		Stop			Halt	Halt	Παιι	-

#### System Control Register 1

SYSCR1 7 6 5 4 3 2 0 (0038H) STOP RELM RETM OUTEN WUT (Initial value: 0000 00\*\*)

STOP	STOP mode start		0: CPU core and peripherals remain active 1: CPU core and peripherals are halted (Start STOP mode)				
RELM	Release method for STOP mode		0: Edge-sensitive release 1: Level-sensitive release				
RETM	Operating mode after STOP mode		0: Return to NORMAL1/2 mode 1: Return to SLOW1 mode				
OUTEN	Port output during STOP mode	ľ	0: High impedance 1: Output kept				
			Return to NORMAL mode	Return to SLOW mode			
WUT	Warm-up time at releasing STOP mode	00 01 10 11	$ \begin{array}{c} 3 \times 2^{16} \text{fc} \\ 2^{16} \text{fc} \\ 3 \times 2^{14} \text{fc} \\ 2^{14} \text{fc} \end{array} $	3 x 2 <sup>13</sup> /fs 2 <sup>13</sup> /fs 3 x 2 <sup>6</sup> /fs 2 <sup>6</sup> /fs	R/W		

Note 1: Always set RETM to "0" when transiting from NORMAL mode to STOP mode. Always set RETM to "1" when transiting from SLOW mode to STOP mode.

Note 2: When STOP mode is released with RESET pin input, a return is made to NORMAL regardless of the RETM contents.

Note 3: fc: High-frequency clock [Hz], fs: Low-frequency clock [Hz], \*; Don't care

Note 4: Bits 1 and 0 in SYSCR1 are read as undefined data when a read instruction is executed.

Note 5: As the hardware becomes STOP mode under OUTEN = "0", input value is fixed to "0"; therefore it may cause external interrupt request on account of falling edge.

Note 6: When the key-on wakeup is used, RELM should be set to "1".

Note 7: Port P20 is used as STOP pin. Therefore, when stop mode is started, OUTEN does not affect to P20, and P20 becomes High-7 mode

0

Note 8: The warming-up time should be set correctly for using oscillator.

#### System Control Register 2

SYSCR2 (0039H)

(0039H)	XEN	XTEN SYSCK IDLE	TGHALT (Initial value: 1000 *0**)			
	XEN	High-frequency oscillator control	0: Turn off oscillation			
	-		1: Turn on oscillation			
	XTEN	Low-frequency oscillator control	0: Turn off oscillation	R/W		
			1: Turn on oscillation			
$\sim$	SYSCK	Main system clock select (Write)/ main system clock monitor (Read)	0: High-frequency clock (NORMAL1/NORMAL2/IDLE1/IDLE2)			
			1: Low-frequency clock (SLOW1/SLOW2/SLEEP1/SLEEP2)			
	CPU and watchdog timer control		0: CPU and watchdog timer remain active			
	IDLE	(IDLE1/2 and SLEEP1/2 modes)	1: CPU and watchdog timer are stopped (Start IDLE1/2 and SLEEP1/2 modes)			
	TGHALT	TG control (IDLE0 and SLEEP0 modes)	0: Feeding clock to all peripherals from TG	R/W		
			1: Stop feeding clock to peripherals except TBT from TG			
			(Start IDLE0 and SLEEP0 modes)			

Note 1: A reset is applied if both XEN and XTEN are cleared to "0", XEN is cleared to "0" when SYSCK = "0", or XTEN is cleared to "0" when SYSCK = "1".

Note 2: \*: Don't care, TG: Timing generator, \*; Don't care

Note 3: Bits 3, 1 and 0 in SYSCR2 are always read as undefined value.

Note 4: Do not set IDLE and TGHALT to "1" simultaneously.

- Note 5: Because returning from IDLE0/SLEEP0 to NORMAL1/SLOW1 is executed by the asynchronous internal clock, the period of IDLE0/SLEEP0 mode might be shorter than the period setting by TBTCR<TBTCK>.
- Note 6: When IDLE1/2 or SLEEP1/2 mode is released, IDLE is automatically cleared to "0".
- Note 7: When IDLE0 or SLEEP0 mode is released, TGHALT is automatically cleared to "0".

Note 8: Before setting TGHALT to "1", be sure to stop peripherals. If peripherals are not stopped, the interrupt latch of peripherals may be set after IDLE0 or SLEEP0 mode is released.

#### 2.2.4 Operating Mode Control

#### 2.2.4.1 STOP mode

STOP mode is controlled by the system control register 1, the  $\overline{\text{STOP}}$  pin/input and key-on wakeup input (STOP5 to STOP2) which is controlled by the STOP mode release control register (STOPCR).

The STOP pin is also used both as a port P20 and an INT5 (external interrupt input 5) pin. STOP mode is started by setting SYSCR1<STOP> to "1". During STOP mode, the following status is maintained.

- 1. Oscillations are turned off, and all internal operations are halted.
- 2. The data memory, registers, the program status word and port output latches are all held in the status in effect before STOP mode was entered.
- 3. The prescaler and the divider of the timing generator are cleared to "0".
- 4. The program counter holds the address 2 ahead of the instruction (e.g., [SET (SYSCR1).7]) which started STOP mode.

STOP mode includes a level-sensitive mode and an edge-sensitive mode, either of which can be selected with the SYSCR1<RELM>. Do not use any key-on wakeup input (STOP5 to STOP2) for releasing STOP mode in edge-sensitive mode.

- Note 1: The STOP mode can be released by either the STOP or key-on wakeup pin (STOP5 to STOP2). However, because the STOP pin is different from the key-on wakeup and can not inhibit the release input, the STOP pin must be used for releasing STOP mode.
- Note 2: During STOP period (from start of STOP mode to end of warm up), due to changes in the external interrupt pin signal, interrupt latches may be set to "1" and interrupts may be accepted immediately after STOP mode is released. Before starting STOP mode, therefore, disable interrupts. Also, before enabling interrupts after STOP mode is released, clear unnecessary interrupt latches.
- (1) Level-sensitive release mode (RELM = "1")

In this mode, STOP mode is released by setting the  $\overline{\text{STOP}}$  pin high or setting the STOP5 to STOP2 pin input which is enabled by STOPCR. This mode is used for capacitor backup when the main power supply is cut off and long term battery backup.

Éven if an instruction for starting STOP mode is executed while STOP pin input is high or STOP5 to STOP2 input is low, STOP mode does not start but instead the warm-up sequence starts immediately. Thus, to start STOP mode in the level-sensitive release mode, it is necessary for the program to first confirm that the STOP pin input is low and STOP5 to STOP2 input is high. The following two methods can be used for confirmation.

- 1. Testing a port.
- 2. Using an external interrupt input INT5 (INT5 is a falling edge-sensitive input).

Example 1 :Starting STOP mode from NORMAL mode by testing a port P20.

	LD	(SYSCR1), 01010000B	; Sets up the level-sensitive release mode
SSTOPH:	TEST	(P2PRD). 0	; Wait until the $\overline{\text{STOP}}$ pin input goes low level
	JRS	F, SSTOPH	
	DI		; IMF ← 0
	SET	(SYSCR1). 7	; Starts STOP mode

# TOSHIBA



Example 2 :Starting STOP mode from NORMAL mode with an INT5 interrupt.

- Note 1: Even if the STOP pin input is low after warm-up start, the STOP mode is not restarted.
- Note 2: In this case of changing to the level-sensitive mode from the edge sensitive mode, the release mode is not switched until a rising edge of the STOP pin input is detected.
- (2) Edge-sensitive release mode (RELM = "0")

In this mode, STOP mode is released by a rising edge of the STOP pin input. This is used in applications where a relatively short program is executed repeatedly at periodic intervals. This periodic signal (for example, a clock from a low-power consumption oscillator) is input to the STOP pin. In the edgesensitive release mode, STOP mode is started even when the STOP pin input is high level. Do not use any STOP5 to STOP2 pin input for releasing STOP mode in edge-sensitive release mode.

Example :Starting STOP mode from NORMAL mode



#### Figure 2-8 Edge-sensitive Release Mode

STOP mode is released by the following sequence.

- 1. In the dual-clock mode, when returning to NORMAL2, both the high-frequency and lowfrequency clock oscillators are turned on; when returning to SLOW1 mode, only the lowfrequency clock oscillator is turned on. In the single-clock mode, only the high-frequency clock oscillator is turned on.
- 2. A warm-up period is inserted to allow oscillation time to stabilize. During warm up, all internal operations remain halted. Four different warm-up times can be selected with the SYSCR1<WUT> in accordance with the resonator characteristics.
- Note 1: When the STOP mode is released, the start is made after the prescaler and the divider of the timing generator are cleared to "0".
- Note 2: STOP mode can also be released by inputting low level on the RESET pin, which immediately performs the normal reset operation.
- Note 3: When STOP mode is released with a low hold voltage, the following cautions must be observed. The power supply voltage must be at the operating voltage level before releasing STOP mode. The RESET pin input must also be "H" level, rising together with the power supply voltage. In this case, if an external time constant circuit has been connected, the RESET pin input voltage will increase at a slower pace than the power supply voltage. At this time, there is a danger that a reset may occur if input voltage level of the RESET pin drops below the non-inverting high-level input voltage (Hysteresis input).

	Warm-up Time [ms]		
WUT	Return to NORMAL Mode	Return to SLOW Mode	
00	24.576	750	
01	8,192	250	
10	6.144	5.85	
11	2.048	1.95	

- Note 1: The warm-up time is obtained by dividing the basic clock by the divider. Therefore, the warm-up time may include a certain amount of error if there is any fluctuation of the oscillation frequency when STOP mode is released. Thus, the warm-up time must be considered as an approximate value.

Table 2-2 Warm-up Time Example (at fc = 8.0 MHz, fs = 32,768 kHz)



Figure 2-9 STOP Mode Start/Release

# TOSHIBA

#### 2.2.4.2 IDLE1/2 mode and SLEEP1/2 mode

IDLE1/2 and SLEEP1/2 modes are controlled by the system control register 2 (SYSCR2) and maskable interrupts. The following status is maintained during these modes.

- 1. Operation of the CPU and watchdog timer (WDT) is halted. On-chip peripherals continue to operate.
- 2. The data memory, CPU registers, program status word and port output latches are all held in the status in effect before these modes were entered.
- 3. The program counter holds the address 2 ahead of the instruction which starts these modes.


• Start the IDLE1/2 and SLEEP1/2 modes

After IMF is set to "0", set the individual interrupt enable flag (EF) which releases IDLE1/2 and SLEEP1/2 modes. To start IDLE1/2 and SLEEP1/2 modes, set SYSCR2<IDLE> to "1".

Release the IDLE1/2 and SLEEP1/2 modes

IDLE1/2 and SLEEP1/2 modes include a normal release mode and an interrupt release mode. These modes are selected by interrupt master enable flag (IMF). After releasing IDLE1/2 and SLEEP1/2 modes, the SYSCR2<IDLE> is automatically cleared to "0" and the operation mode is returned to the mode preceding IDLE1/2 and SLEEP1/2 modes.

IDLE1/2 and SLEEP1/2 modes can also be released by inputting low level on the  $\overline{\text{RESET}}$  pin. After releasing reset, the operation mode is started from NORMAL1 mode.

(1) Normal release mode (IMF = "0")

IDLE1/2 and SLEEP1/2 modes are released by any interrupt source enabled by the individual interrupt enable flag (EF). After the interrupt is generated, the program operation is resumed from the instruction following the IDLE1/2 and SLEEP1/2 modes start instruction. Normally, the interrupt latches (IL) of the interrupt source used for releasing must be cleared to "0" by load instructions.

(2) Interrupt release mode (IMF = "1")

IDLE1/2 and SLEEP1/2 modes are released by any interrupt source enabled with the individual interrupt enable flag (EF) and the interrupt processing is started. After the interrupt is processed, the program operation is resumed from the instruction following the instruction, which starts IDLE1/2 and SLEEP1/2 modes.

Note: When a watchdog timer interrupts is generated immediately before IDLE1/2 and SLEEP1/2 modes are started, the watchdog timer interrupt will be processed but IDLE1/2 and SLEEP1/2 modes will not be started.





#### 2.2.4.3 IDLE0 and SLEEP0 modes (IDLE0, SLEEP0)

IDLE0 and SLEEP0 modes are controlled by the system control register 2 (SYSCR2) and the time base timer control register (TBTCR). The following status is maintained during IDLE0 and SLEEP0 modes.

- 1. Timing generator stops feeding clock to peripherals except TBT.
- 2. The data memory, CPU registers, program status word and port output latches are all held in the status in effect before IDLE0 and SLEEP0 modes were entered.
- 3. The program counter holds the address 2 ahead of the instruction which starts IDLE0 and SLEEP0 modes.

Note: Before starting IDLE0 or SLEEP0 mode, be sure to stop (Disable) peripherals.





• Start the IDLE0 and SLEEP0 mode s

Stop (Disable) peripherals such as a timer counter.

To start IDLE0 and SLEEP0 mode s, set SYSCR2<TGHALT> to "1".

• Release the IDLE0 and SLEEP0 mode s

IDLE0 and SLEEP0 mode s include a normal release mode and an interrupt release mode.

These modes are selected by interrupt master flag (IMF), the individual interrupt enable flag of TBT and TBTCR<TBTEN>.

After releasing IDLE0 and SLEEP0 mode s, the SYSCR2<TGHALT> is automatically cleared to "0" and the operation mode is returned to the mode preceding IDLE0 and SLEEP0 mode s. Before starting the IDLE0 or SLEEP0 mode, when the TBTCR<TBTEN> is set to "1", INTTBT interrupt latch is set to "1".

IDLE0 and SLEEP0 mode s can also be released by inputting low level on the RESET pin. After releasing reset, the operation mode is started from NORMAL1 mode.

Note: IDLE0 and SLEEP0 mode s start/release without reference to TBTCR<TBTEN> setting.

(1) Normal release mode (IMF • EF6 • TBTCR<TBTEN> = "0")

IDLE0 and SLEEP0 mode s are released by the source clock falling edge, which is setting by the TBTCR<TBTCK>. After the falling edge is detected, the program operation is resumed from the instruction following the IDLE0 and SLEEP0 mode s start instruction. Before starting the IDLE0 or SLEEP0 mode, when the TBTCR<TBTEN> is set to "1", INTTBT interrupt latch is set to "1".

(2) Interrupt release mode (IMF · EF6 · TBTCR<TBTEN> = "1")

IDLE0 and SLEEP0 mode s are released by the source clock falling edge, which is setting by the TBTCR<TBTCK> and INTTBT interrupt processing is started.

Note 1: Because returning from IDLE0, SLEEP0 to NORMAL1, SLOW1 is executed by the asynchronous internal clock, the period of IDLE0, SLEEP0 mode might be the shorter than the period setting by TBTCR<TBTCK>.

Note 2: When a watchdog timer interrupt is generated immediately before IDLE0/SLEEP0 mode is started, the watchdog timer interrupt will be processed but IDLE0/SLEEP0 mode will not be started.



### Figure 2-13 IDLE0 and SLEEP0 Modes Start/Release

#### 2.2.4.4 SLOW mode

SLOW mode is controlled by the system control register 2 (SYSCR2).

The following is the methods to switch the mode with the warm-up counter.

#### (1) Switching from NORMAL2 mode to SLOW1 mode

First, set SYSCR2<SYSCK> to switch the main system clock to the low-frequency clock for SLOW2 mode. Next, clear SYSCR2<XEN> to turn off high-frequency oscillation.

Note: The high-frequency clock can be continued oscillation in order to return to NORMAL2 mode from SLOW mode quickly. Always turn off oscillation of high-frequency clock when switching from SLOW mode to stop mode.

Example 1 :Switching from NORMAL2 mode to SLOW1 mode.

SET	(SYSCR2). 5	; SYSCR2 <sysck> — 1 (Switches the main system clock to the low- frequency clock for SLOW2)</sysck>
CLR	(SYSCR2). 7	; SYSCR2 <xen> <math>\leftarrow</math> 0 (Turns off high-frequency oscillation)</xen>

Example 2 :Switching to the SLOW1 mode after low-frequency clock has stabilized.

	SET	(SYSCR2). 6	; SY\$CR2 <xten> ← 1</xten>
	LD	(TC3CR), 43H	; Sets mode for TC4, 3 (16-bit mode, fs for source)
	LD	(TC4CR), 05H	; Sets warming-up counter mode
		$( \frown$	
	LDW	(TTREG3), 8000H	; Sets warm-up time (Depend on oscillator accompanied)
	DI	$\leq ($	, IMF ← 0
	SET	(EIRH). 3	; Enables NTTC4
	EI	$(\bigcirc)$	; IMF ← 1
	SET	(TC4CR). 3	; Starts TC4, 3
	:	$( \subset \land$	$\land$
PINTTC4:	CLR	(TC4CR). 3	; Stops TC4, 3
	SET	(SYSCR2). 5	; SYSCR2 <sysck> <math display="inline">\leftarrow</math> 1 (Switches the main system clock to the low-frequency clock)</sysck>
	CLR	(SYSCR2). 7	;SYSCR2 <xen> ← 0 (Turns off high-frequency oscillation)</xen>
4		$ \rightarrow $	$\langle O \rangle$
VINTTC4:	DW	PINTTC4	;INTTC4 vector table
$\sim$	2		
		$\sim$	
		$\sim$	
$\sim$			
		(())	
$\sim$		$\sim$	

#### (2) Switching from SLOW1 mode to NORMAL2 mode

First, set SYSCR2<XEN> to turn on the high-frequency oscillation. When time for stabilization (Warm up) has been taken by the timer/counter (TC4,TC3), clear SYSCR2<SYSCK> to switch the main system clock to the high-frequency clock. SLOW mode can also be released by inputting low level on the RESET pin. After releasing reset, the operation mode is started from NORMAL1 mode.

Note: After SYSCR2<SYSCK> is cleared to 0, instructions are executed continuously by the low-frequency clock during synchronization period for high-frequency and low-frequency clocks.



Example :Switching from the SLOW1 mode to the NORMAL2 mode (fe = 8 MHz, warm-up time is 8.0 ms).





Figure 2-14 Switching between the NORMAL2 and SLOW Modes

TMP86FM29LUG

# 2.3 Reset Circuit

The TMP86FM29LUG has types of reset generation procedures: An external reset input, an address trap reset, a watchdog timer reset and a system clock reset. Of these reset, the address trap reset, the watchdog timer and the system clock reset are a malfunction reset. When the malfunction reset request is detected, reset occurs during the maximum 24/fc[s] (The RESET pin outputs "L" level).

The malfunction reset circuit such as watchdog timer reset, address trap reset and system clock reset is not initialized when power is turned on. Therefore, reset may occur during maximum 24/fc[s] (3.0µs at 8.0 MHz) when power is turned on. RESET pin outputs "L" level during maximum 24/fc[s] (3.0µs at 8.0MHz).

Table 2-3 shows on-chip hardware initialization by reset action.

On-chip Hardware		Initial Value	On-chip Hardware	Initial Value
Program counter	(PC)	(FFFEH)	$\langle \langle \rangle \rangle$	$\mathcal{A}(\mathcal{D})$
Stack pointer	(SP)	Not initialized	Prescaler and divider of timing generator	0
General-purpose registers (W, A, B, C, D, E, H, L, IX, IY)		Not initialized		
Jump status flag	(JF)	Not initialized	Watchdog timer	Enable
Zero flag	(ZF)	Not initialized		
Carry flag	(CF)	Not initialized		Ð
Half carry flag	(HF)	Not initialized	Output latches of I/O ports	Refer to I/O port circuitry
Sign flag	(SF)	Not initialized	Output latches of 1/O ports	Relei to 1/O port circuitry
Overflow flag	(VF)	Not initialized		
Interrupt master enable flag	(IMF)	0		
Interrupt individual enable flags	(EF)	0		Refer to each of control
Interrupt latches	(IL)	$\bigcirc 0$	Control registers	register
		()	LCD data buffer	Not initialized
	6		RAM	Not initialized

Table 2-3 Initializing Internal Status by Reset Action

#### 2.3.1 External Reset Input

The RESET pin contains a Schmitt trigger (Hysteresis) with an internal pull-up resistor.

When the **RESET** pin is held at "L" level for at least 3 machine cycles (12/fc [s]) with the power supply voltage within the operating voltage range and oscillation stable, a reset is applied and the internal state is initialized.

When the **RESET** pin input goes high, the reset operation is released and the program execution starts at the vector address stored at addresses FFFEH to FFFFH.



## Figure 2-15 Reset Circuit

#### 2.3.2 Address trap reset

If the CPU should start looping for some cause such as noise and an attempt be made to fetch an instruction from the on-chip RAM (when WDTCR1<ATAS> is set to "1"), DBR or the SFR area, address trap reset will be generated. The reset time is maximum 24/fc[s] (3.0µs at 8.0 MHz). Then, the RESET pin outputs "L" level during maximum 24/fc[s].

Note: The operating mode under address trapped is alternative of reset or interrupt. The address trap area is alternative.



Note 1: Address "a" is in the SFR, DBR or on-chip RAM (WDTCR1<ATAS> = "1") space.

Note 2: During reset release, reset vector "r" is read out, and an instruction at address "r" is fetched and decoded.

Note 3: Varies on account of external condition: voltage or capacitance

Figure 2-16 Address Trap Reset

#### 2.3.3 Watchdog timer reset

Refer to Section "Watchdog Timer".

#### 2.3.4 System clock reset

If the condition as follows is detected, the system clock reset occurs automatically to prevent dead lock of the CPU. (The oscillation is continued without stopping.)

In case of clearing SYSCR2<XEN> and SYSCR2<XTEN> simultaneously to "0".

In case of clearing SYSCR2<XEN> to "0", when the SYSCR2<SYSCK> is "0".

In case of clearing SYSCR2<XTEN> to "0", when the SYSCR2<SYSCK> is "1".

The reset time is maximum 24/fc (3.0  $\mu$ s at 8.0 MHz). Then, the RESET pin outputs "L" level during maximum 24/fc[s] (3.0 $\mu$ s at 8.0MHz).

# 3. Interrupt Control Circuit

The TMP86FM29LUG has a total of 19 interrupt sources excluding reset, of which 3 source levels are multiplexed. Interrupts can be nested with priorities. Four of the internal interrupt sources are non-maskable while the rest are maskable.

Interrupt sources are provided with interrupt latches (IL), which hold interrupt requests, and independent vectors. The interrupt latch is set to "1" by the generation of its interrupt request which requests the CPU to accept its interrupts. Interrupts are enabled or disabled by software using the interrupt master enable flag (IMF) and interrupt enable flag (EF). If more than one interrupts are generated simultaneously, interrupts are accepted in order which is dominated by hardware. However, there are no prioritized interrupt factors among non-maskable interrupts.

			Interrupt	Vector Ad-	1
	Interrupt Factors	Enable Condition	Latch	dress	Priority
Internal/External	(Reset)	Non-maskable		FFFE	1
Internal	INTSWI (Software interrupt)	Non-maskable	-	FFFC	2
Internal	INTUNDEF (Executed the undefined instruction in- terrupt)	Non-maskable		FFFC	2
Internal	INTATRAP (Address trap interrupt)	Non-maskable	IL2	FFFA	2
Internal	INTWDT (Watchdog timer interrupt)	Non-maskable	112	FFF8	2
External	INTO	IMF • EF4 = 1, INT0EN = 1	IL4	FFF6	5
External	INT1	IMF · EF5 = 1	JL5	FFF4	6
Internal	INTTBT	IMF • EF6 = 1	IL6	FFF2	7
External	INT2	IMF · EF7=1	IL7	FFF0	8
Internal	INTTC	IMF • EF8 = 1	IL8	FFEE	9
Internal	INTRXD	IMF • EF9 = 1, IL9ER = 0	IL9	FFEC	10
Internal	INTSIO	IMF · EF9 = 1, IL9ER = 1			
Internal	INTTXD	IMF · EF10 = 1	IL10	FFEA	11
Internal	INTTC4	IMF • EF11 = 1	IL11	FFE8	12
Internal	INTTC6	IMF · EF12 = 1	IL12	FFE6	13
Internal	INTADC	IMF • EF13 = 1	IL13	FFE4	14
External	INT3	IMF • EF14 = 1, IL14ER = 0	IL14	FFE2	15
Internal	INTTC3	IMF • EF14 = 1, IL14ER = 1			
External	INT5	IMF • EF15 = 1, IL15ER = 0	IL15	FFE0	16
Internal	INTTC5	IMF • EF15 = 1, IL15ER = 1			

Note 1: The INTSEL register is used to select the interrupt source to be enabled for each multiplexed source level (see 3.3 Interrupt Source Selector (INTSEL)).

Note 2: To use the address trap interrupt (INTATRAP), clear WDTCR1<ATOUT> to "0" (It is set for the "reset request" after reset is cancelled). For details, see "Address Trap".

Note 3: To use the watchdog timer interrupt (INTWDT), clear WDTCR1<WDTOUT> to "0" (It is set for the "Reset request" after reset is released). For details, see "Watchdog Timer".

# 3.1 Interrupt latches (IL15 to IL2)

An interrupt latch is provided for each interrupt source, except for a software interrupt and an executed the undefined instruction interrupt. When interrupt request is generated, the latch is set to "1", and the CPU is requested to accept the interrupt if its interrupt is enabled. The interrupt latch is cleared to "0" immediately after accepting interrupt. All interrupt latches are initialized to "0" during reset.

The interrupt latches are located on address 003CH and 003DH in SFR area. Each latch can be cleared to "0" individually by instruction. However, IL2 and IL3 should not be cleared to "0" by software. For clearing the interrupt latch, load instruction should be used and then IL2 and IL3 should be set to "1". If the read-modify-write instructions such as bit manipulation or operation instructions are used, interrupt request would be cleared inadequately if interrupt is requested while such instructions are executed.

Interrupt latches are not set to "1" by an instruction.

Since interrupt latches can be read, the status for interrupt requests can be monitored by software.

Note: In main program, before manipulating the interrupt enable flag (EF) or the interrupt latch (IL), be sure to clear IMF to "0" (Disable interrupt by DI instruction). Then set IMF newly again as required after operating on the EF or IL (Enable interrupt by EI instruction)

In interrupt service routine, because the IMF becomes "0" automatically, clearing IMF need not execute normally on interrupt service routine. However, if using multiple interrupt on interrupt service routine, manipulating EF or IL should be executed before setting IMF="1".

Example 1 :Clears interrupt latches

DI  $\cdot IMF \leftarrow 0$ ; IL12, IL10 to IL6 -LDW (ILL), 1110100000111111B FI : IMF ← 1 Example 2 :Reads interrupt latches LD WA, (ILL) ILL W + JLH. A Example 3 : Tests interrupt latches TEST (ILL). 7 ÌfHĻ7 1 then jump .IR F, SSET

# 3.2 Interrupt enable register (EIR)

The interrupt enable register (EIR) enables and disables the acceptance of interrupts, except for the non-maskable interrupts (Software interrupt, undefined instruction interrupt, address trap interrupt and watchdog interrupt). Non-maskable interrupt is accepted regardless of the contents of the EIR.

The EIR consists of an interrupt master enable flag (IMF) and the individual interrupt enable flags (EF). These registers are located on address 003AH and 003BH in SFR area, and they can be read and written by an instructions (Including read-modify-write instructions such as bit manipulation or operation instructions).

#### 3.2.1 Interrupt master enable flag (IMF)

The interrupt enable register (IMF) enables and disables the acceptance of the whole maskable interrupt. While IMF = "0", all maskable interrupts are not accepted regardless of the status on each individual interrupt enable flag (EF). By setting IMF to "1", the interrupt becomes acceptable if the individuals are enabled. When an interrupt is accepted, IMF is cleared to "0" after the latest status on IMF is stacked. Thus the maskable interrupts which follow are disabled. By executing return interrupt instruction [RETI/RETN], the stacked data, which was the status before interrupt acceptance, is loaded on IMF again.

The IMF is located on bit0 in EIRL (Address: 003AH in SFR), and can be read and written by an instruction. The IMF is normally set and cleared by [EI] and [DI] instruction respectively. During reset, the IMF is initialized to "0".

#### 3.2.2 Individual interrupt enable flags (EF15 to EF4)

Each of these flags enables and disables the acceptance of its maskable interrupt. Setting the corresponding bit of an individual interrupt enable flag to "1" enables acceptance of its interrupt, and setting the bit to "0" disables acceptance. During reset, all the individual interrupt enable flags (EF15 to EF4) are initialized to "0" and all maskable interrupts are not accepted until they are set to "1".



Note: In main program, before manipulating the interrupt enable flag (EF) or the interrupt latch (IL), be sure to

executed before setting IMF="1"

Note 3: Do not clear IL with read-modify-write instructions such as bit operations.

#### Interrupt Enable Registers

(Initial value: 00000000 0000\*\*\*0)

EIRH,EIRL	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
(003BH, 003AH)	EF15	EF14	EF13	EF12	EF11	EF10	EF9	EF8	EF7	EF6	EF5	EF4				IMF
				EIRH (	003BH)							EIRL (	003AH)			

EF15 to EF4	Individual-interrupt enable flag (Specified for each bit)	0: 1:	Disables the acceptance of each maskable interrupt. Enables the acceptance of each maskable interrupt.	DAA
IMF	Interrupt master enable flag	0: 1:	Disables the acceptance of all maskable interrupts Enables the acceptance of all maskable interrupts	R/W

Note 1: \*: Don't care

- Note 2: Do not set IMF and the interrupt enable flag (EF15 to EF4) to "1" at the same time.
- Note 3: In main program, before manipulating the interrupt enable flag (EF) or the interrupt latch (IL), be sure to clear IMF to "0" (Disable interrupt by DI instruction). Then set IMF newly again as required after operating on the EF or IL (Enable interrupt by EI instruction)

In interrupt service routine, because the IMF becomes "0" automatically, clearing IMF need not execute normally on interrupt service routine. However, if using multiple interrupt on interrupt service routine, manipulating EF or IL should be executed before setting IMF="1".

# 3.3 Interrupt Source Selector (INTSEL)

Each interrupt source that shares the interrupt source level with another interrupt source is allowed to enable the interrupt latch only when it is selected in the INTSEL register. The interrupt controller does not hold interrupt requests corresponding to interrupt sources that are not selected in the INTSEL register. Therefore, the INTSEL register must be set appropriately before interrupt requests are generated.

The following interrupt sources share their interrupt source level; the source is selected on the register INTSEL.

- 1. INTRXD and INTSIO share the interrupt source level whose priority is 10.
- 2. INT3 and INTTC3 share the interrupt source level whose priority is 15.
- 3. INT5 and INTTC5 share the interrupt source level whose priority is 16.

#### Interrupt source selector

INTSEL	7	6	5	4	3	2	1	0		
(003EH)	-	IL9ER	-	-	-	-	IL14ER	IL15ER (Initial val	ue: *0** **00)	
				•			$\left( \right) $		$\langle \circ \rangle$	
	ĺ	IL9ER	Selec	ts INTRXD		G		0: INTRXD		R/W
		ILIEK	Selec		011111310	1		1: INTSIO		
		IL14ER	Selec	ts INT3 or I	NTTC3		$\searrow$	0: INT3 1: INTTC3		R/W
		IL15ER	Selec	ts INT5 or I	NTTC5	$\bigcirc$	>	0: INT5 1: INTTC5		R/W
	-									

## 3.4 Interrupt Sequence

An interrupt request, which raised interrupt latch, is held, until interrupt is accepted or interrupt latch is cleared to "0" by resetting or an instruction. Interrupt acceptance sequence requires 8 machine cycles (4  $\mu$ s @8 MHz) after the completion of the current instruction. The interrupt service task terminates upon execution of an interrupt return instruction [RETI] (for maskable interrupts) or [RETN] (for non-maskable interrupts). Figure 3-1 shows the timing chart of interrupt acceptance processing.

#### 3.4.1 Interrupt acceptance processing is packaged as follows.

- a. The interrupt master enable flag (IMF) is cleared to "0" in order to disable the acceptance of any following interrupt.
  - The interrupt latch (IL) for the interrupt source accepted is cleared to "0".
  - The contents of the program counter (PC) and the program status word, including the interrupt master enable flag (IMF), are saved (Pushed) on the stack in sequence of PSW + IMF, PCH, PCL. Meanwhile, the stack pointer (SP) is decremented by 3.
- d. The entry address (Interrupt vector) of the corresponding interrupt service program, loaded on the vector table, is transferred to the program counter.
- e. The instruction stored at the entry address of the interrupt service program is executed.

Note: When the contents of PSW are saved on the stack, the contents of IMF are also saved.



Note 1: a: Return address, b: Entry address, c: Address which RETI instruction is stored

Note 2: On condition that interrupt is enabled, it takes 38/fc [s] or 38/fs [s] at maximum (If the interrupt latch is set at the first machine cycle on 10 cycle instruction) to start interrupt acceptance processing since its interrupt latch is set.

### Figure 3-1 Timing Chart of Interrupt Acceptance/Return Interrupt Instruction

Example: Correspondence between vector table address for INTTBT and the entry address of the interrupt service program



A maskable interrupt is not accepted until the IMF is set to "1" even if the maskable interrupt higher than the level of current servicing interrupt is requested.

In order to utilize nested interrupt service, the IMF is set to "1" in the interrupt service program. In this case, acceptable interrupt sources are selectively enabled by the individual interrupt enable flags.

To avoid overloaded nesting, clear the individual interrupt enable flag whose interrupt is currently serviced, before setting IMF to "1". As for non-maskable interrupt, keep interrupt service shorten compared with length between interrupt requests, otherwise the status cannot be recovered as non-maskable interrupt would simply nested.

#### 3.4.2 Saving/restoring general-purpose registers

During interrupt acceptance processing, the program counter (PC) and the program status word (PSW, includes IMF) are automatically saved on the stack, but the accumulator and others are not. These registers are saved by software if necessary. When multiple interrupt services are nested, it is also necessary to avoid using the same data memory area for saving registers. The following methods are used to save/restore the general-purpose registers.

#### 3.4.2.1 Using PUSH and POP instructions

If only a specific register is saved or interrupts of the same source are nested, general-purpose registers can be saved/restored using the PUSH/POP instructions.



#### Figure 3-3 Save/store register using PUSH and POP instructions

#### 3.4.2.2 Using data transfer instructions

To save only a specific register without nested interrupts, data transfer instructions are available.



Example :Save/store register using data transfer instructions



Saving/Restoring general-purpose registers using PUSH/POP data transfer instruction

# Figure 3-4 Saving/Restoring General-purpose Registers under Interrupt Processing

#### 3.4.3 Interrupt return

Interrupt return instructions [RETI]/[RETN] perform as follows.

[RETI]/[RETN] Interrupt Return

 Program counter (PC) and program status word (PSW, includes IMF) are restored from the stack.
Stack pointer (SP) is incremented by 3.

As for address trap interrupt (INTATRAP), it is required to alter stacked data for program counter (PC) to restarting address, during interrupt service program.

Note: If [RETN] is executed with the above data unaltered, the program returns to the address trap area and INTATRAP occurs again. When interrupt acceptance processing has completed, stacked data for PCL and PCH are located on address (SP + 1) and (SP + 2) respectively.

Example 1 :Returning from address trap interrupt (INTATRAP) service program

PINTxx:	POP	WA	; Recover SP by 2
$\sim$	∕ LD	WA, Return Address	;
4	PUSH	WA	; Alter stacked data
$\square$	(interrupt proce	essing)	
	RETN		; RETURN

Example 2 :Restarting without returning interrupt

(In this case, PSW (Includes IMF) before interrupt acceptance is discarded.)

PINTxx:	INC	SP	; Recover SP by 3
	INC	SP	,
	INC	SP	- 7
	(interrupt proc	essing)	
	LD	EIRL, data	; Set IMF to "1" or clear it to "0"
	JP	Restart Address	; Jump into restarting address

Interrupt requests are sampled during the final cycle of the instruction being executed. Thus, the next interrupt can be accepted immediately after the interrupt return instruction is executed.

Note 1: It is recommended that stack pointer be return to rate before INTATRAP (Increment 3 times), if return interrupt instruction [RETN] is not utilized during interrupt service program under INTATRAP (such as Example 2).

Note 2: When the interrupt processing time is longer than the interrupt request generation time, the interrupt service task is performed but not the main task.

# 3.5 Software Interrupt (INTSW)

Executing the SWI instruction generates a software interrupt and immediately starts interrupt processing (INTSW is highest prioritized interrupt).

Use the SWI instruction only for detection of the address error or for debugging.

#### 3.5.1 Address error detection

FFH is read if for some cause such as noise the CPU attempts to fetch an instruction from a non-existent memory address during single chip mode. Code FFH is the SWI instruction, so a software interrupt is generated and an address error is detected. The address error detection range can be further expanded by writing FFH to unused areas of the program memory. Address trap reset is generated in case that an instruction is fetched from RAM, DBR or SFR areas.

#### 3.5.2 Debugging

Debugging efficiency can be increased by placing the SWI instruction at the software break point setting address.

# 3.6 Undefined Instruction Interrupt (INTUNDEF)

Taking code which is not defined as authorized instruction for instruction causes INTUNDEF. INTUNDEF is generated when the CPU fetches such a code and tries to execute it. INTUNDEF is accepted even if non-maskable interrupt is in process. Contemporary process is broken and INTUNDEF interrupt process starts, soon after it is requested.

Note: The undefined instruction interrupt (INTUNDEF) forces CPU to jump into vector address, as software interrupt (SWI) does.

# 3.7 Address Trap Interrupt (INTATRAP)

Fetching instruction from unauthorized area for instructions (Address trapped area) causes reset output or address trap interrupt (INTATRAP). INTATRAP is accepted even if non-maskable interrupt is in process. Contemporary process is broken and INTATRAP interrupt process starts, soon after it is requested.

Note: The operating mode under address trapped, whether to be reset output or interrupt processing, is selected on watchdog timer control register (WDTCR).

# 3.8 External Interrupts

The TMP86FM29LUG has 5 external interrupt inputs. These inputs are equipped with digital noise reject circuits (Pulse inputs of less than a certain time are eliminated as noise).

Edge selection is also possible with INT1 to INT3. The INT0/P63 pin can be configured as either an external interrupt input pin or an input/output port, and is configured as an input port during reset.

Edge selection, noise reject control and INT0/P63 pin function selection are performed by the external interrupt control register (EINTCR).

Source	Pin	Enable Conditions	Release Edge	Digital Noise Reject
INTO	ĪNT0	IMF × EF4 × INT0EN=1	Falling edge	Pulses of less than 2/fc [s] are eliminated as noise. Pulses of 7/fc [s] or more are considered to be signals. In the SLOW or the SLEEP mode, pulses of less than 1/fs [s] are eliminated as noise. Pulses of 3.5/fs [s] or more are considered to be signals.
INT1	INT1	IMF × EF5 = 1	Falling edge or Rising edge	Pulses of less than 15/fc or 63/fc [s] are elimina- ted as noise. Pulses of 49/fc or 193/fc [s] or more are considered to be signals. In the SLOW or the SLEEP mode, pulses of less than 1/fs [s] are eliminated as noise. Pulses of 3.5/fs [s] or more are considered to be signals.
INT2	INT2	IMF × EF7 = 1	Falling edge or Rising edge	Pulses of less than 7/fc [s] are eliminated as noise. Pulses of 25/fc [s] or more are considered to be signals. In the SLOW or the SLEEP mode, pulses of less than 1/fs [s] are eliminated as noise. Pulses of 3.5/fs [s] or more are considered to be signals.
INT3	INT3	IMF × EF14 = 1 and IL14ER=0	Falling edge or Rising edge	Pulses of less than 7/fc [s] are eliminated as noise. Pulses of 25/fc [s] or more are considered to be signals. In the SLOW or the SLEEP mode, pulses of less than 1/fs [s] are eliminated as noise. Pulses of 3.5/fs [s] or more are considered to be signals.
INT5	ĪNT5	IMF × EF15 = 1 and IL15ER=0	Falling edge	Pulses of less than 2/fc [s] are eliminated as noise. Pulses of 7/fc [s] or more are considered to be signals. In the SLOW or the SLEEP mode, pulses of less than 1/fs [s] are eliminated as noise. Pulses of 3.5/fs [s] or more are considered to be signals.

Note 1: In NORMAL1/2 or IDLE1/2 mode, if a signal with no noise is input on an external interrupt pin, it takes a maximum of "signal establishment time + 6/fs[s]" from the input signal's edge to set the interrupt latch.

Note 2: When INT0EN = "0", IL4 is not set even if a falling edge is detected on the INT0 pin input.

Note 3: When a pin with more than one function is used as an output and a change occurs in data or input/output status, an interrupt request signal is generated in a pseudo manner. In this case, it is necessary to perform appropriate processing such as disabling the interrupt enable flag.

#### External Interrupt Control Register

EINTCR	7	6 5	4 3 2	1	0
(0037H)	INT1NC	INTOEN	INT3ES INT2ES	INT1ES	(Initial value: 00** 000*)

	$\searrow$			
	INTINC	Noise reject time select	0: Pulses of less than 63/fc [s] are eliminated as noise 1: Pulses of less than 15/fc [s] are eliminated as noise	R/W
	INTOEN	P63/INT0 pin configuration	0: P63 input/output port 1: INT0 pin (Port P63 should be set to an input mode)	R/W
	INT3 ES	INT3 edge select	0: Rising edge 1: Falling edge	R/W
	INT2 ES	INT2 edge select	0: Rising edge 1: Falling edge	R/W
	INT1 ES	INT1 edge select	0: Rising edge 1: Falling edge	R/W

Note 1: fc: High-frequency clock [Hz], \*: Don't care

Note 2: When the system clock frequency is switched between high and low or when the external interrupt control register (EINTCR) is overwritten, the noise canceller may not operate normally. It is recommended that external interrupts are disabled using the interrupt enable register (EIR).

Note 3: The maximum time from modifying INT1NC until a noise reject time is changed is 26/fc.

# 4. Special Function Register (SFR)

The TMP86FM29LUG adopts the memory mapped I/O system, and all peripheral control and data transfers are performed through the special function register (SFR) or the data buffer register (DBR). The SFR is mapped on address 0000H to 003FH, DBR is mapped on address 0F80H to 0FFFH.

This chapter shows the arrangement of the special function register (SFR) and data buffer register (DBR) for TMP86FM29LUG.

# 4.1 SFR

Address	Read	Write	
0000H	R	eserved	
0001H		P1DR	
0002H	(7	P2DR	
0003H		P3DR	
0004H	Ra	OUTCR	
0005H		P5DR	
0006H	$\langle \langle \rangle \rangle$	P6DR	
0007H		P7DR	
0008H	P1PRD		
0009H	P2PRD	-	
000AH	P3PRD	<u> </u>	
000BH	P5PRD	-	
000CH		PECR	
000DH	P7PRD	-	
000EH		DCCR1	
000FH		DCCR2	
0010H		REG1AL	
0011H		REG1AM	
0012H	AT	REG1AH	
0013H		REG1B	
0014H	Т	C1CR1	
0015H	Т	C1CR2	
001 <u>6</u> H	TC1SR	-	
0017H	R	eserved	
0018H		rc3cr	
0019H		rC4CR	
001AH		IC5CR	
001BH	>	rc6cr	
001CH	Т	TREG3	
001DH	TTREG4		
001EH	Т	TREG5	
001FH	Т	TREG6	
0020H	ADCDR1	-	
0021H	ADCDR2	-	
0022H Reserved		eserved	
0023H	Reserved		
0024H	R	eserved	
0025H	UARTSR	UARTCR1	

Address	Read	Write
0026H	-	UARTCR2
0027H	-	Reserved
0028H	LCI	DCR
0029H	P1L	_CR
002AH	P5I	
002BH	P7L	
002CH	PWF	REG3
002DH	PWF	REG4
002EH	PWF	REG5
002FH	PWF	REG6
0030H	Rese	erved
0031H	Rese	erved
0032H	Rese	erved
0033H	Rese	erved
0034H	-	WDTCR1
0035H	- 20	WDTCR2
0036H	ТВТ	TCR
0037H	EIN	TCR
0038H	SYS	SCR1
0039H	SYS	SCR2
003AH	EI	RL
003BH	E	RH ))
003CH		L
003DH		.H
003EH		SEL
003FH	PS PS	SW

Note 1: Do not access reserved areas by the program.

Note 2: -; Cannot be accessed.

Note 3: Write-only registers and interrupt latches cannot use the read-modify-write instructions (Bit manipulation instructions such as SET, CLR, etc. and logical operation instructions such as AND, OR, etc.).

# 4.2 DBR

Address	Read	Write			
0F80H	SE	G1/0			
0F81H	SE	G3/2			
0F82H	SE	G5/4			
0F83H	SE	G7/6			
0F84H	SE	G9/8			
0F85H	SEG	11/10			
0F86H	SEG	13/12			
0F87H	SEG	15/14			
0F88H	SEG	17/16			
0F89H	SEG	19/18			
0F8AH	SEG	21/20			
0F8BH	SĘG	23/22			
0F8CH	SEG	25/24			
0F8DH	SEG	27/26			
0F8EH	SEG	29/28			
0F8FH		31/30			
0F90H	sio	BRO			
0F91H	SIO	BR1 (// )			
0F92H	SIO	BR2			
0F93H	SIO	BR3			
0F94H	SIO	BR4			
0F95H	SIOBR5				
0F96H	SIOBR6				
0F97H	SIO	BR7			
0F98H	-	SIOCR1			
0F99H	SIOSR	SIOCR2			
ОГ9АН		STOPCR			
ОГЭВН	RDBUF	TDBUF			
0F9CH	Res	erved			
0F9DH	Res	erved			
ОГ9ЕН	Res	erved			
ОГ9ЕН	Res	erved			
$\sim$					
Address	Read	Write			
OFAOH	)) Res	erved			
		:			
0FBFH	Res	erved			
1					
Address	Read	Write			
Address 0FC0H		Write			
	Res				
0FC0H	Rese	erved			
0FC0H ::	Rese	erved :			
0FC0H ::	Rese	erved :			
OFCOH :: OFDFH	Resi Resi Resi	erved : erved			

Reserved

Reserved

0FE1H

0FE2H

Address	Read	Write
0FE3H	Rese	rved
0FE4H	Rese	rved
0FE5H	Rese	rved
0FE6H	Rese	erved
0FE7H	Rese	erved
0FE8H	Rese	erved
0FE9H	-	FLSSTB
0FEAH	Rese	irved
0FEBH	Rese	erved
0FECH	Rese	erved
0FEDH	Rese	rved
OFEEH	Rese	erved
OFEFH	Rese	rved
0FF0H	Rese	rived
0FF1H	Rese	rved
0FF2H	Rese	erved
0FF3H	Rese	erved
0FF4H	Rese	erved
0FF5H	Rese	erved
0FF6H	Rese	erved
0FF7H	Rese	erved
0FF8H	Rese	erved
0FF9H	Rese	rved
OFFAH	Rese	erved
OFFBH	Rese	erved
0FFCH	Rese	rved
OFFDH	Rese	rved
OFFEH	Rese	rved
OFFFH	FLS	CR

Note 1: Do not access reserved areas by the program.

Note 2: -; Cannot be accessed.

Note 3: Write-only registers and interrupt latches cannot use the read-modify-write instructions (Bit manipulation instructions such as SET, CLR, etc. and logical operation instructions such as AND, OR, etc.).

# 5. I/O Ports

	Primary Function	Secondary Functions	
Port P1	8-bit I/O port	External interrupt input, serial interface input/output, UART input/output and segment output.	
Port P2	3-bit I/O port	Low-frequency resonator connections, external interrupt input, STOP mode release signal input.	
Port P3	4-bit I/O port	Timer/counter input/output and divider output.	
Port P5	8-bit I/O port	Segment output.	
Port P6	8-bit I/O port	Analog input, external interrupt input, timer/counter input and STOP mode release signal input.	
Port P7	8-bit I/O port	Segment output.	

Each output port contains a latch, which holds the output data. All input ports do not have latches, so the external input data should be externally held until the input data is read from outside or reading should be performed several timer before processing. Figure 5-1 shows input/output timing examples.

External data is read from an I/O port in the S1 state of the read cycle during execution of the read instruction. This timing cannot be recognized from outside, so that transient input such as chattering must be processed by the program.

Output data changes in the S2 state of the write cycle during execution of the instruction which writes to an I/O port.



Note: The positions of the read and write cycles may vary, depending on the instruction.

### Figure 5-1 Input/Output Timing (Example)

# 5.1 Port P1 (P17 to P10)

Port P1 is an 8-bit input/output port which is also used as an external interrupt input, serial interface input/output, UART input/output and segment output of LCD. When used as a segment pins of LCD, the respective bit of P1LCR should be set to "1".

When used as an input port or a secondary function (except for segment) pins, the respective output latch (P1DR) should be set to "1" and its corresponding P1LCR bit should be set to "0". When used as an output port, the respective P1LCR bit should be set to "0". During reset, the output latch is initialized to "1".

P1 port output latch (P1DR) and P1 port terminal input (P1PRD) are located on their respective address.

When read the output latch data, the P1DR should be read and when read the terminal input data, the P1PRD register should be read.

If the terminal input data which is configured as LCD segment output is read, unstable data is read.



# 5.2 Port P2 (P22 to P20)

Port P2 is a 3-bit input/output port.

It is also used as an external interrupt, a STOP mode release signal input, and low-frequency crystal oscillator connection pins. When used as an input port or a secondary function pins, respective output latch (P2DR) should be set to "1".

During reset, the P2DR is initialized to "1".

A low-frequency crystal oscillator (32.768 kHz) is connected to pins P21 (XTIN) and P22 (XTOUT) in the dualclock mode. In the single-clock mode, pins P21 and P22 can be used as normal input/output ports.

It is recommended that pin P20 should be used as an external interrupt input, a STOP mode release signal input, or an input port. If it is used as an output port, the interrupt latch is set on the falling edge of the output pulse.

P2 port output latch (P2DR) and P2 port terminal input (P2PRD) are located on their respective address.

When read the output latch data, the P2DR should be read and when read the terminal input data, the P2PRD register should be read. If a read instruction is executed for port P2, read data of bits 7 to 3 are unstable.



# 5.3 Port P3 (P33 to P30)

Port P3 is a 4-bit input/output port.

It is also used as a timer/counter input/output, divider output.

When used as a timer/counter output or divider output, respective output latch (P3DR) should be set to "1".

It can be selected whether output circuit of P3 port is C-MOS output or a sink open drain individually, by setting P3OUTCR. When a corresponding bit of P3OUTCR is "0", the output circuit is selected to a sink open drain and when a corresponding bit of P3OUTCR is "1", the output circuit is selected to a C-MOS output. When used as an input port or timer/counter input, respective output control (P3OUTCR) should be set to "0" after P3DR is set to "1". During reset, the P3DR is initialized to "1", and the P3OUTCR is initialized to "0".

P3 port output latch (P3DR) and P3 port terminal input (P3PRD) are located on their respective address.

When read the output latch data, the P3DR should be read and when read the terminal input data, the P3PRD register should be read. If a read instruction is executed for port P3, read data of bits 7 to 4 are unstable.



# 5.4 Port P5 (P57 to P50)

Port P5 is an 8-bit input/output port which is also used as a segment pins of LCD.

When used as input port, the respective output latch (P5DR) should be set to "1".

During reset, the P5DR is initialized to "1".

When used as a segment pins of LCD, the respective bit of P5LCR should be set to "1". When used as an output port, the respective P5LCR bit should be set to "0".

P5 port output latch (P5DR) and P5 port terminal input (P5PRD) are located on their respective address.

When read the output latch data, the P5DR should be read and when read the terminal input data, the P5PRD register should be read. If the terminal input data which is configured as LCD segment output is read, unstable data is read.



# 5.5 Port P6 (P67 to P60)

Port P6 is an 8-bit input/output port which can be configured as an input or an output in one-bit unit. Port P6 is also used as an analog input, Key on Wake up input, timer/counter input and external interrupt input. Input/output modes is specified by the P6 control register (P6CR), the P6 output latch (P6DR), and ADCCR1<AINDS>. During reset, P6CR and P6DR are initialized to "0" and ADCCR1<AINDS> is set to "1". At the same time, the input data of pins P67 to P60 are fixed to "0". To use port P6 as an input port, external interrupt input, timer/counter input or key on wake up input, set data of P6DR to "1" and P6CR to "0". To use it as an output port, set data of P6CR to "1". To use it as an analog input, set data of P6DR to "0" and P6CR to "0", and start the AD. It is the penetration electric current measures by the analog voltage.

Pins not used for analog input can be used as I/O ports. During AD conversion, output instructions should not be executed to keep a precision. In addition, a variable signal should not be input to a port adjacent to the analog input during AD conversion.

When the AD converter is in use (P6DR=0), bits mentioned above are read as "0" by executing input instructions.



Note 1: When used as an INTO, ECNT and ECIN pins of a secondary function, the respective bit of P6CR should be set to "0" and the P6 should set to "1".

Note 2: When used as an STOP2 to STOP5 pins of Key on Wake up, the respective bit of P6CR should be set to "0".

Note 3: When a read instruction for port P6 is executed, the bit of Analog input mode becomes read data "0".

Note: Although P6DR is a read/writer register, because it is also used as an input mode control function, read-modifywrite instructions such as bit manipulate instructions cannot be used.

Read-modify-write instruction writes the all data of 8-bit after data is read and modified. Because a bit setting Input mode read data of terminal, the output latch is changed by these instruction. So P6 port can not input data.

# 5.6 Port P7 (P77 to P70)

Port P7 is an 8-bit input/output port which is also used as a segment pins of LCD.

When used as input port, the respective output latch (P7DR) should be set to "1".

During reset, the P7DR is initialized to "1".

When used as a segment pins of LCD, the respective bit of P7LCR should be set to "1". When used as an output port, the respective P7LCR bit should be set to "0".

P7 port output latch (P7DR) and P7 port terminal input (P7PRD) are located on their respective address.

When read the output latch data, the P7DR should be read and when read the terminal input data, the P7PRD register should be read. If the terminal input data which is configured as LCD segment output is read, unstable data is read.



# 6. Time Base Timer (TBT)

The time base timer generates time base for key scanning, dynamic displaying, etc. It also provides a time base timer interrupt (INTTBT).

# 6.1 Time Base Timer

6.1.1 Configuration



Figure 6-1 Time Base Timer configuration

#### 6.1.2 Control

Time Base Timer is controlled by Time Base Timer control register (TBTCR).

Time Base Timer Control Register										
	7	6 5	4		2	1	0			
TBTCR (0036H)	VOEN)	(DVOCK)	(DV7C	к) твт	EN	ТВТСК		(Initial Va	alue: 0000 0000)	
	ř.	7	$\wedge$							
TBTEN	Time Bas	se Timer 🔷		0: Disab	le					
	enable /	disable	$\backslash$	1: Enabl	e					
	$\mathbb{Y}$		$\mathcal{I}_{\mathcal{A}}$		NORMA	L1/2, IDLE	1/2 Mode		SLOW1/2	
	>		Ŋ		DV7CK = 0		DV7CK = 1		SLEEP1/2 Mode	
				000	fc/223		fs/215		fs/215	
		$\checkmark$		001	fc/2 <sup>21</sup>		fs/213		fs/2 <sup>13</sup>	
твтск		se Timer interrupt		010	fc/216		fs/2 <sup>8</sup>		-	R/W
	Frequend	cy select : [Hz]		011	fc/214		fs/2 <sup>6</sup>		-	
				100	fc/213		fs/25		-	
				101	fc/212		fs/2 <sup>4</sup>		-	
				110	fc/211		fs/2 <sup>3</sup>		-	
				111	fc/29		fs/2		-	

Note 1: fc; High-frequency clock [Hz], fs; Low-frequency clock [Hz], \*; Don't care

Note 2: The interrupt frequency (TBTCK) must be selected with the time base timer disabled (TBTEN = "0"). (The interrupt frequency must not be changed with the disable from the enable state.) Both frequency selection and enabling can be performed simultaneously.

Example :Set the time base timer frequency to fc/216 [Hz] and enable an INTTBT interrupt.	
	/

LD	(TBTCR), 00000010B	; TBTCK ← 010
LD	(TBTCR), 00001010B	; TBTEN ← 1
DI		; IMF ← 0
SET	(EIRL) . 6	

Table 6-1 Time Base Timer Interrupt Frequency (Example : fc = 8.0 MHz, fs = 32.768 kHz)

TRTOK	Time	Time Base Timer Interrupt Frequency [Hz]				
TBTCK	NORMAL1/2, IDLE1/2 Mode	NORMAL1/2, IDLE1/2 Mode	SLOW1/2, SLEEP1/2 Mode			
	DV7CK = 0	DV7CK = 1				
000	0.95					
001	3.81	4	4			
010	122.07	128				
011	488.28	512				
100	976.56	1024	(7/\$) -			
101	1953.13	2048	<u> </u>			
110	3906.25	4096	-			
111	15625	16384	) -			

#### 6.1.3 Function

An INTTBT ( Time Base Timer Interrupt ) is generated on the first falling edge of source clock ( The divider output of the timing generator which is selected by TBTCK. ) after time base timer has been enabled.

The divider is not cleared by the program; therefore, only the first interrupt may be generated ahead of the set interrupt period (Figure 6-2).




## 6.2 Divider Output ( $\overline{\text{DVO}}$ )

Approximately 50% duty pulse can be output using the divider output circuit, which is useful for piezoelectric buzzer drive. Divider output is from  $\overline{\text{DVO}}$  pin.

## 6.2.1 Configuration



Note: Selection of divider output frequency (DVOCK) must be made while divider output is disabled (DVOEN="0"). Also, in other words, when changing the state of the divider output frequency from enabled (DVOEN="1") to disable(DVOEN="0"), do not change the setting of the divider output frequency.

## Example :0.976 kHz pulse output (fc = 8.0 MHz)

#### Setting port

LD	(TBTCR) , 00000000B	; DVOCK ← "00"
LD	(TBTCR), 10000000B	; DVOEN ← "1"

Table 6-2 Divider Output Frequency (Example : fc = 8.0 MHz, fs = 32.768 kHz )

	Di			
DVOCK	NORMAL1/2,	IDLE1/2 Mode	SLOW1/2, SLEEP1/2	
	DV7CK = 0	DV7CK = 1	Mode	
00	0.976 k	1.024 k	1.024 k	
01	1.953 k	2.048 k	2.048 k	7
10	3.906 k	4.096 k	4.096 k	$\geq$
11	7.813 k	8.192 k	8.192 k	)
	00 01 10	DVOCK NORMAL1/2,   DV7CK = 0 00   00 0.976 k   01 1.953 k   10 3.906 k	DVOCK NORMAL1/2, IDLE1/2 Mode   DV7CK = 0 DV7CK = 1   00 0.976 k 1.024 k   01 1.953 k 2.048 k   10 3.906 k 4.096 k	DV7CK = 0 DV7CK = 1 Mode   00 0.976 k 1.024 k 1.024 k   01 1.953 k 2.048 k 2.048 k   10 3.906 k 4.096 k 4.096 k

# 7. Watchdog Timer (WDT)

The watchdog timer is a fail-safe system to detect rapidly the CPU malfunctions such as endless loops due to spurious noises or the deadlock conditions, and return the CPU to a system recovery routine.

The watchdog timer signal for detecting malfunctions can be programmed only once as "reset request" or "interrupt request". Upon the reset release, this signal is initialized to "reset request".

When the watchdog timer is not used to detect malfunctions, it can be used as the timer to provide a periodic interrupt.

Note: Care must be taken in system design since the watchdog timer functions are not be operated completely due to effect of disturbing noise.

# 7.1 Watchdog Timer Configuration



# 7.2 Watchdog Timer Control

The watchdog timer is controlled by the watchdog timer control registers (WDTCR1 and WDTCR2). The watchdog timer is automatically enabled after the reset release.

## 7.2.1 Malfunction Detection Methods Using the Watchdog Timer

The CPU malfunction is detected, as shown below.

- 1. Set the detection time, select the output, and clear the binary counter/
- 2. Clear the binary counter repeatedly within the specified detection time.

If the CPU malfunctions such as endless loops or the deadlock conditions occur for some reason, the watchdog timer output is activated by the binary-counter overflow unless the binary counters are cleared. When WDTCR1<WDTOUT> is set to "1" at this time, the reset request is generated and the RESET pin outputs a low-level signal, then internal hardware is initialized. When WDTCR1<WDTOUT> is set to "0", a watchdog timer interrupt (INTWDT) is generated.

The watchdog timer temporarily stops counting in the STOP mode including the warm-up or IDLE/SLEEP mode, and automatically restarts (continues counting) when the STOP/IDLE/SLEEP mode is inactivated.

Note: The watchdog timer consists of an internal divider and a two-stage binary counter. When the clear code 4EH is written, only the binary counter is cleared, but not the internal divider. The minimum binary-counter overflow time, that depends on the timing at which the clear code (4EH) is written to the WDTCR2 register, may be 3/4 of the time set in WDTCR1<WDTT>. Therefore, write the clear code using a cycle shorter than 3/4 of the time set to WDTCR1<WDTT>.

Example :Setting the watchdog timer detection time to  $2^{21}$ /fc [s], and resetting the CPU malfunction detection



217/fs

2<sup>15</sup>fs

2<sup>13</sup>fs

211/fs

217/fs

215/fs

2<sup>13</sup>/fs

211/fs

 $\bigcirc$ 

Write only

Write

only

Write

only

# TOSHIBA

WDTCR1	7	6	5	4	3		2	1	0		
(0034H)			(ATAS)	(ATOUT)	WDT	EN	WD	тт	WDTOUT	(Initial v	value: **11 1001)
		WDTEN	Watchdog tim	er enable/dis	able	0: Disa 1: Enat	• •	g the disable	e code to WDT	TCR2 is r	required.)
								NORMAL	1/2 mode	J	SLOW1/2
							DV70	CK = 0	DV7CK -	<b>₹</b> 1	mode

00

01

10

11

2<sup>25</sup>/fc

2<sup>23</sup>/fc

2<sup>21</sup>fc

219/fc

#### Watchdog Timer Control Register 1

WDTT

WDTOUT

Note 1: After clearing WDTOUT to "0", the program cannot set it to "1".

Watchdog timer output select

Note 2: fc: High-frequency clock [Hz], fs: Low-frequency clock [Hz], \*: Don't care

Watchdog timer detection time [s]

Note 3: WDTCR1 is a write-only register and must not be used with any of read-modify-write instructions. If WDTCR1 is read, a don't care is read.

0: Interrupt request

1: Reset request

- Note 4: To activate the STOP mode, disable the watchdog timer or clear the counter immediately before entering the STOP mode. After clearing the counter, clear the counter again immediately after the STOP mode is inactivated.
- Note 5: To clear WDTEN, set the register in accordance with the procedures shown in "7.2.3 Watchdog Timer Disable".

#### Watchdog Timer Control Register 2



Note 1: The disable code is valid only when WDTCR1<WDTEN> = 0.

Note 2: \*: Don't care

Note 3: The binary counter of the watchdog timer must not be cleared by the interrupt task.

Note 4: Write the clear code 4EH using a cycle shorter than 3/4 of the time set in WDTCR1<WDTT>.

## 7.2.2 Watchdog Timer Enable

Setting WDTCR1<WDTEN> to "1" enables the watchdog timer. Since WDTCR1<WDTEN> is initialized to "1" during reset, the watchdog timer is enabled automatically after the reset release.

### 7.2.3 Watchdog Timer Disable

To disable the watchdog timer, set the register in accordance with the following procedures. Setting the register in other procedures causes a malfunction of the micro controller.

- 1. Set the interrupt master flag (IMF) to "0".
- 2. Set WDTCR2 to the clear code (4EH).
- 3. Set WDTCR1<WDTEN> to "0".
- 4. Set WDTCR2 to the disable code (B1H).

Note: While the watchdog timer is disabled, the binary counters of the watchdog timer are cleared.

Example :Disabling the watchdog timer

DI		: IMF ← 0
LD	(WDTCR2), 04EH	: Clears the binary counter
LDW	(WDTCR1), 0B101H	: WDTEN $\leftarrow$ 0, WDTCR2 $\leftarrow$ Disable code

Table 7-1 Watchdog Timer Detection Time (Example: fc = 8.0 MHz, fs = 32.768 kHz)

	Watchc	dog Timer Detection Time[s]	$\langle \rangle$
WDTT	NORMAL	A/2 mode	SLOW
	DV7CK = 0	DV7CK = 1	mode
00	4.194	4	4
01	1.049		1
10	262.144 m	250 m	250 m
11	65.536 m	62.5 m	62.5 m

## 7.2.4 Watchdog Timer Interrupt (INTWDT)

When WDTCR1<WDTOUT> is cleared to "0", a watchdog timer interrupt request (INTWDT) is generated by the binary-counter overflow.

A watchdog timer interrupt is the non-maskable interrupt which can be accepted regardless of the interrupt master flag (IMF).

When a watchdog timer interrupt is generated while the other interrupt including a watchdog timer interrupt is already accepted, the new watchdog timer interrupt is processed immediately and the previous interrupt is held pending. Therefore, if watchdog timer interrupts are generated continuously without execution of the RETN instruction, too many levels of nesting may cause a malfunction of the microcontroller.

To generate a watchdog timer interrupt, set the stack pointer before setting WDTCR1<WDTOUT>.

Example :Setting watchdog timer interrupt

LD	SP, 063FH	: Sets the stack pointer
LD	(WDTCR1), 00001000B	: WDTOUT ← 0

### 7.2.5 Watchdog Timer Reset

When a binary-counter overflow occurs while WDTCR1<WDTOUT> is set to "1", a watchdog timer reset request is generated. When a watchdog timer reset request is generated, the  $\overline{\text{RESET}}$  pin outputs a low-level signal and the internal hardware is reset. The reset time is maximum 24/fc [s] (3.0 µs @ fc = 8.0 MHz).

Note: When a watchdog timer reset is generated in the SLOW1 mode, the reset time is maximum 24/fc (highfrequency clock) since the high-frequency clock oscillator is restarted. However, when crystals have inaccuracies upon start of the high-frequency clock oscillator, the reset time should be considered as an approximate value because it has slight errors.



# 7.3 Address Trap

The Watchdog Timer Control Register 1 and 2 share the addresses with the control registers to generate address traps.



## 7.3.1 Selection of Address Trap in Internal RAM (ATAS)

WDTCR1<ATAS> specifies whether or not to generate address traps in the internal RAM area. To execute an instruction in the internal RAM area, clear WDTCR1<ATAS> to "0". To enable the WDTCR1<ATAS> setting, set WDTCR1<ATAS> and then write D2H to WDTCR2.

Executing an instruction in the SFR or DBR area generates an address trap unconditionally regardless of the setting in WDTCR1<ATAS>.

## 7.3.2 Selection of Operation at Address Trap (ATOUT)

When an address trap is generated, either the interrupt request or the reset request can be selected by WDTCRI<ATOUT>.

# 7.3.3 Address Trap Interrupt (INTATRAP)

While WDTCR1<ATOUT> is "0", if the CPU should start looping for some cause such as noise and an attempt be made to fetch an instruction from the on-chip RAM (while WDTCR1<ATAS> is "1"), DBR or the SFR area, address trap interrupt (INTATRAP) will be generated.

An address trap interrupt is a non-maskable interrupt which can be accepted regardless of the interrupt master flag (IMF).

When an address trap interrupt is generated while the other interrupt including an address trap interrupt is already accepted, the new address trap is processed immediately and the previous interrupt is held pending. Therefore, if address trap interrupts are generated continuously without execution of the RETN instruction, too many levels of nesting may cause a malfunction of the microcontroller.

To generate address trap interrupts, set the stack pointer beforehand.

### 7.3.4 Address Trap Reset

While WDTCR1<ATOUT> is "1", if the CPU should start looping for some cause such as noise and an attempt be made to fetch an instruction from the on-chip RAM (while WDTCR1<ATAS> is "1"), DBR or the SFR area, address trap reset will be generated.

When an address trap reset request is generated, the  $\overline{\text{RESET}}$  pin outputs a low-level signal and the internal hardware is reset. The reset time is maximum 24/fc [s] (3.0 µs @ fc = 8.0 MHz).

Note: When an address trap reset is generated in the SLOW1 mode, the reset time is maximum 24/fc (high-frequency clock) since the high-frequency clock oscillator is restarted. However, when crystals have inaccuracies upon start of the high-frequency clock oscillator, the reset time should be considered as an approximate value because it has slight errors.

- 7. Watchdog Timer (WDT)
- 7.3 Address Trap

# TOSHIBA

# 8. 18-Bit Timer/Counter (TC1)

# 8.1 Configuration



Figure 8-1 Timer/Counter1

## 8.2 Control

The Timer/counter 1 is controlled by timer/counter 1 control registers (TC1CR1/TC1CR2), an 18-bit timer register (TREG1A), and an 8-bit internal window gate pulse setting register (TREG1B).



# TOSHIBA

#### Timer/counter 1 control register 1

	7	6	5	4	3	2	1	0		
TC1CR1 (0014H)	TC1C	TC15	3		TC1CK			TC1M	(Initial value: 1000 <sup>2</sup>	000)
TC1C	Counter/ov	erflow flag	0:	Clear C	ounter/over	flow flag ( "	1" is au	tomatically set	after clearing.)	R/W
1010	control		1:	Not clea	ar Counter/o	overflow flag	1			10.00
			00:	Stop an	d counter c	lear and ove	erflow f	lag clear	// 5)	
TC1S	TC1 start of	control	10:	Start					$\bigcirc$	R/W
			*1:	Reserve	ed			$\square$		
				NOF	RMAL1/2,ID	LE1/2 mode	es	SLOW1/2	SLEEP1/2	
				DV70	CK="0"	DV7CK='	'1"	mode	mode	
			000:	1	fc	fc	0	fc	fc	
			001:	1	fs	fs		<u> </u>		
TC1CK	TC1 source	e clock select	010:	fc	/223	fs/2 <sup>15</sup>	$\mathcal{A}$	fs/215	fs/215	R/W
			011:	fc	/213	fs/2⁵	$\sim$	)) fs/2⁵ <	fs/25	0
			100:	fc	/211	fs/2 <sup>3</sup>	$\square$	fs/2 <sup>3</sup>	fs/2 <sup>3</sup>	
			101:	fc	2 <sup>7</sup>	(fc/2 <sup>7</sup>	$\geq$	-		(
			110:	fc	:/2 <sup>3</sup>	fc/23	$\sim$	- (	$\overline{(\Delta)}$	
			111:		$\leq$	External	clock (E	CIN pin input)	$\simeq$	
			00:	Timer/E	vent counte	er mode		$\overline{\Omega}$		
TOUL	TOL		01:	Reserved						DAA
TC1M	TC1 mode	SEIECT	10:	Pulse w	idth measu	rement mod	le		<b>シ</b>	R/W
		11:	Frequer	ncy measur	ement mode	<i>4</i> /				

Note 1: fc; High-frequency clock [Hz] fs; Low-frequency clock [Hz] \* ; Don't care

- Note 2: Writing to the low-byte of the timer register 1A (TREG1AL, TREG1AM), the compare function is inhibited until the highbyte (TREG1AH) is written.
- Note 3: Set the mode and source clock, and edge (selection) when the TC1 stops (TC1S=00).
- Note 4: "fc" can be selected as the source clock only in the timer mode during SLOW mode and in the pulse width measurement mode during NORMAL 1/2 or IDLE 1/2 mode.
- Note 5: When a read instruction is executed to the timer register (TREG1A), the counter immediate value, not the register set value, is read out. Therefore it is impossible to read out the written value of TREG1A. To read the counter value, the read instruction should be executed when the counter stops to avoid reading unstable value.
- Note 6: Set the timer register (TREG1A) to  $\geq$ 1.
- Note 7: When using the timer mode and pulse width measurement mode, set TC1CK (TC1 source clock select) to internal clock.
- Note 8: When using the event counter mode, set TC1CK (TC1 source clock select) to external clock.
- Note 9: Because the read value is different from the written value, do not use read-modify-write instructions to TREG1A.
- Note 10: fc/27, fc/23 can not be used as source clock in SLOW/SLEEP mode.
- Note 11: The read data of bits 7 to 2 in TREG1AH are always "0". (Data "1" can not be written.)

		7		6	5	4		3	2	1	0		
TC1CF (0015F		SEG		SG	βP	SGED	G	WGPS	СК	TC6OU	"0"	(Initial value: 0	000 000*)
											(		
		SEG	Exterr select		clock (ECII	N) edge	0: 1:	Counts at th Counts at th			) edges		R/W
ſ		SGP	Windo	ow gate i	oulse selec	t	00: 01: 10: 11:	ECNT input Internal win PWM6/PD0 Reserved	dow gat	e pulse (TR $\overline{\delta}$ (TC6)outpu	$\rightarrow$	5)	R/W
Ĩ	S	GEDG	Window gate pulse interrupt edge select			0: 1:	Interrupts at the falling edge Interrupts at the falling/rising edges						
Ĩ								NORMAL1 DV7CK="(		1/2 modes V7CK="1"	SLOW1/2 mode	SLEEP1/2 mode	$\langle \rangle$
	W	GPSCK	Windo select		oulse sourc	e clock	00: 01: 10: 11:	2 <sup>12</sup> /fc 2 <sup>13</sup> /fc 2 <sup>14</sup> /fc Reserved		2 <sup>4</sup> /fs 2 <sup>5</sup> /fs 2 <sup>6</sup> /fs Reserved	2 <sup>4</sup> /fs 2 <sup>5</sup> /fs 2 <sup>6</sup> /fs Reserved	2 <sup>4</sup> /fs 2 <sup>5</sup> /fs 2 <sup>6</sup> /fs Reserved	R/W
	тс	C6OUT		output (P nal outpu	WM6/PDO	6/PPG6)	0: 1:	Output to P No output to				9	R/W

#### Timer/Counter 1 control register 2

c

-

Note 1: fc; High-frequency clock [Hz] fs; Low-frequency clock [Hz] \*; Don't care

- Note 2: Set the mode, source clock, and edge (selection) when the TC1 stops (TC1S = 00).
- Note 3: If there is no need to use PWM6/PDO6/PPG6 as window gate pulse of TC1 always write "0" to TC6OUT.
- Note 4: Make sure to write TC1CR2 "0" to bit 0 in TC1CR2.
- Note 5: When using the event counter mode or pulse width measurement mode, set SEG to "0".

TC1 status	register	$(\overline{\alpha})$			$\geq$		
	7	6 5	4	3 2	1	0	
TC1SR (0016H)	HECF	HEOVE "0"	"0"	"0" "0"	"0"	"0"	(Initial value: 0000 0000)
			$\langle \langle \langle \rangle$				

HECF	Operating Status monitor	0: 1:	Stop (during Tb) or disable Under counting (during Ta)	Read
HEOVE	HEOVE Counter overflow monitor	0:	No overflow	only
		1:	Overflow status	
		7		

## 8.3 Function

TC1 has four operating modes. The timer mode of the TC1 is used at warm-up when switching form SLOW mode to NORMAL2 mode.

### 8.3.1 Timer mode

In this mode, counting up is performed using the internal clock. The contents of TREGIA are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared. Counting up resumes after the counter is cleared.

				1		No. of the second secon	
	Source	e Clock		Reso	lution	Maximum T	ime Setting
NORMAL1/2,	IDLE1/2 Mode	SLOW Mode	SLEEP Mode	fc = 8 MHz	fs =32.768 kHz	fc = 8 MHz	fs =32.768 kHz
DV7CK = 0	DV7CK = 1	SLOW Mode	SLEEP Mode		IS =32.700 KHZ		IS = 32.700 KHZ
fc/223 [Hz]	fs/2 <sup>15</sup> [Hz]	fs/2 <sup>15</sup> [Hz]	fs/215 [Hz]	1.04s	1s	76.4 h	72.8 h
fc/213	fs/2⁵	fs/2⁵	fs/2⁵	1.024ms	0.98ms	4.4 min	4.3 min
fc/211	fs/2 <sup>3</sup>	fs/2 <sup>3</sup>	fs/2 <sup>3</sup>	256µs	244µs	1.2 min	1.07 min
fc/27	fc/27	-	-	16µs	- (	4.2 s	-
fc/2 <sup>3</sup>	fc/2 <sup>3</sup>	-	-	1µs	-	262.2 ms	-
-	-	fc (Note)	- ( )	125ns	-(7)	32.8 ms	-
fs	fs	-	-	$\sim$	30.5µs	)) -	8 s

Table 8-1 Source clock (internal clock) of Timer/Counter 1

Note: When fc is selected for the source clock in SLOW mode, the lower bits 11 of TREG1A is invalid, and a match of the upper bits 7 makes interrupts.



## 8.3.2 Event Counter mode

It is a mode to count up at the falling edge of the ECIN pin input. When using this mode, set TC1CR1<TC1CK> to the external clock and then set TC1CR2<SEG> to "0" (Both edges can not be used).

The counts of TREG1A are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared. Counting up resumes for ECIN pin input edge each after the counter is cleared.

The maximum applied frequency is  $fc/2^4$  [Hz] in NORMAL 1/2 or IDLE 1/2 mode and  $fs/2^4$ [Hz] in SLOW or SLEEP mode . Two or more machine cycles are required for both the "H" and "L" levels of the pulse width.



#### 8.3.3 Pulse Width Measurement mode

In this mode, pulse widths are counted on the falling edge of logical AND-ed pulse between ECIN pin input (window pulse) and the internal clock. When using this mode, set TC1CR1<TC1CK> to suitable internal clock and then set TC1CR2<SEG> to "0" (Both edges can not be used).

An INTTC1 interrupt is generated when the ECIN input detects the falling edge of the window pulse or both rising and falling edges of the window pulse, that can be selected by TC1CR2<SGEDG>.

The contents of TREG1A should be read while the count is stopped (ECIN pin is low), then clear the counter using TC1CR1<TC1C> (Normally, execute these process in the interrupt program).

When the counter is not cleared by TC1CR1<TC1C>, counting-up resumes from previous stopping value. When up counter is counted up from 3FFFFH to 00000H, an overflow occurs. At that time, TC1SR<HEOVF> is set to "1". TC1SR<HEOVF> remains the previous data until the counter is required to be cleared by TC1CR1<TC1C>.

 $\square$ 

Note: In pulse width measurement mode, if TC1CR1 <t< th=""><th></th><th></th></t<>		
interrupt occurs. According to the following step,	when timer counter is stopped	I, INTTC1 interrupt latch
should be cleared to "0".		$\langle \langle G \rangle \rangle$

Example :

TC1STOP :			$\sim$ ((// $\leq$ )
	DI		; Clear IMF
	CLR	(EIRH). 0	; Clear bit0 of EIRH
	LD	(TC1CR1), 00011010B	; Stop timer counter 1
	LD	(ILH), 1111110B	; Clear bit0 of ILH
	SET	(EIRH). 0	; Set bit0 of EIRH
	EI (	7/5	; Set IMF
Note 1:	When SGEDG (win width measuremen	ndow gate pulse interrupt edge at mode, an INTTC1 interrupt i	e select) is set to both edges and ECIN pin input is "1" in the pulse s generated by setting TC1S (TC1 start control) to "10" (start).
Note 2:			perating status monitor) cannot used.
Note 3:			edge of logical AND-ed pulse (between ECIN pin input and the e while internal source clock is "H" level, the up counter stops plus
	"1".		
G		$ \land ($	
$\sim (($	Count Start		Count Stop Count Start
ECIN pin input			
Internal clock		บับบาบับ	
AND-ed pulse (Internal signal)			
Up counter	0		$2\sqrt{n-1}\sqrt{n}\sqrt{n+1}\sqrt{0}\sqrt{1}\sqrt{2}$
INTTC1 interrup	t		Read Clear
			Interrupt
TC1CR1 <tc1c< td=""><td>&gt;</td><td></td><td>U</td></tc1c<>	>		U

### Figure 8-4 Pulse width measurement mode timing chart

### 8.3.4 Frequency Measurement mode

In this mode, the frequency of ECIN pin input pulse is measured. When using this mode, set TC1CR1<TC1CK> to the external clock.

The edge of the ECIN input pulse is counted during "H" level of the window gate pulse selected by TC1CR2<SGP>. To use ECNT input as a window gate pulse, TC1CR2<SGP> should be set to "00".

An INTTC1 interrupt is generated on the falling edge or both the rising/falling edges of the window gate pulse, that can be selected by TC1CR2<SGEDG>. In the interrupt service program, read the contents of TREG1A while the count is stopped (window gate pulse is low), then clear the counter using TC1CR1<TC1C>. When the counter is not cleared, counting up resumes from previous stopping value.

The window pulse status can be monitored by TC1SR<HECF>.

When up counter is counted up from 3FFFFH to 00000H, an overflow occurs. At that time, TC1SR<HEOVF> is set to "1". TC1SR<HEOVF> remains the previous data until the counter is required to be cleared by TC1CR1<TC1C>.

Using TC6 output (PWM6/PDO6/PPG6) for the window gate pulse, external output of PWM6/PDO6/PPG6 to P33 can be controlled using TC1CR2<TC6OUT>. Zero-clearing TC1CR2<TC6OUT> outputs PWM6/ PDO6/PPG6 to P33; setting 1 in TC1CR2<TC6OUT> does not output PWM6/PDO6/PPG6 to P33. (TC1CR2<TC6OUT> is used to control output to P33 only. Thus, use the timer counter 6 control register to operate/stop PWM6/PDO6/PPG6.)

When the internal window gate pulse is selected, the window gate pulse is set as follows.

#### Table 8-2 Internal window gate pulse setting time

		WGPSCK	NORMAL1/2,1	DLE1/2 modes	SLOW1/2,	
		WGPSCK	DV7CK=0	DV7CK=1	SLEEP1/2 modes	
	Catting "I I" lovel period of the window	00	(16 - Ta) × 2 <sup>12</sup> /fc	(16 - Ta) × 2⁴/fs	(16 - Ta) × 2⁴/fs	
Та	Ta Setting "H" level period of the window gate pulse	) )01	(16 - Ta) × 2¹³/fc	(16 - Ta) × 2⁵/fs	(16 - Ta) × 2 <sup>5</sup> /fs	R/W
	gate puise		(16 - Ta) × 2¹⁴/fc	(16 - Ta) × 2 <sup>6</sup> /fs	(16 - Ta) × 2 <sup>6</sup> /fs	
		00	(16 - Tb) × 2 <sup>12</sup> /fc	(16 - Tb) × 2⁴/fs	(16 - Tb) × 24/fs	
Tb	Tb Setting "L" level period of the window gate pulse	01	(16 - Tb) × 2 <sup>13</sup> /fc	(16 - Tb) × 2⁵/fs	(16 - Tb) × 2 <sup>5</sup> /fs	
	gate pulse	10	(16 - Tb) × 2 <sup>14</sup> /fc	(16 - Tb) × 2 <sup>6</sup> /fs	(16 - Tb) × 2 <sup>6</sup> /fs	

The internal window gate pulse consists of "H" level period (Ta) that is counting time and "L" level period (Tb) that is counting stop time. Ta or Tb can be individually set by TREG1B. One cycle contains Ta + Tb.

Note 1: Because the internal window gate pulse is generated in synchronization with the internal divider, it may be delayed for a maximum of one cycle of the source clock (WGPSCK) immediately after start of the timer.

Note 2:

Set the internal window gate pulse when the timer counter is not operating or during the Tb period. When Tb is overwritten during the Tb period, the update is valid from the next Tb period.

Note 3:

In case of TC1CR2<SEG> = "1", if window gate pulse becomes falling edge, the up counter stops plus "1" regardless of ECIN input level. Therefore, if ECIN is always "H" or "L" level, count value becomes "1".

Note 4: In case of TC1CR2<SEG> = "0", because the up counter is counted on the falling edge of logical AND-ed pulse (between ECIN pin input and window gate pulse), if window gate pulse becomes falling edge while ECIN input is "H" level, the up counter stops plus "1". Therefore, if ECIN input is always "H" level, count value becomes "1".

Setting Value	Setting time	Setting Value	Setting time	
0	32.76ms	8	16.38ms	
1	30.72ms	9	14.34ms	
2	28.68ms	А	12.28ms	
3	26.62ms	В	10.24ms	ノン
4	24.58ms	С	8.20ms	9
5	22.52ms	D	6.14ms	
6	20.48ms	E	4.10ms	
7	18.44ms	F	2.04ms	

Table 8-4 Table Setting Ta and Tb (WGPSCK = 10, fs = 32.768 kHz)

	-		
Setting Value	Setting time	Setting Value	Setting time
0	31.25ms	8	15.63ms
1	29.30ms	9	13.67ms
2	27.34ms	A	11.72ms
3	25.39ms	В	9.77ms
4	23.44ms	С	7.81ms
5	21.48ms	D	5.86ms
6	19.53ms	E	3.91ms
7	17.58ms	F	1.95ms
			$\sum$

TC1CR2 <seg></seg>
Window gate pulse
AND-ed pulse
Up counter $0$ $1$ $2$ $3$ $4$ $5$ $4$ $5$ $6$ $0$ $1$ $2$ $3$ $4$ $5$ $6$
INTTC1 interrupt
TC1CR1 <tc1c></tc1c>
a) TC1CR2 <seg> = "0"</seg>
TC1CR2 <seg></seg>
Window gate pulse
Up counter 0 1123345567789101142 13 0 1123344556778910111 12
INTTC1 interrupt
TC1CR1 <tc1c></tc1c>
a) TC1CR2 <seg> = "1"</seg>
8.5 Timing chart for the frequency massurement mode (Window gate pulse f

Figure 8-5 Timing chart for the frequency measurement mode (Window gate pulse falling interrupt)

# TOSHIBA

# 9. 8-Bit TimerCounter (TC3, TC4)

# 9.1 Configuration



## 9.2 TimerCounter Control

The TimerCounter 3 is controlled by the TimerCounter 3 control register (TC3CR) and two 8-bit timer registers (TTREG3, PWREG3).



- Note 1: fc: High-frequency clock [Hz] fs: Low-frequency clock[Hz]
- Note 2: Do not change the TC3M, TC3CK and TFF3 settings while the timer is running.
- Note 3: To stop the timer operation (TC3S= 1 → 0), do not change the TC3M, TC3CK and TFF3 settings. To start the timer operation (TC3S= 0 → 1), TC3M, TC3CK and TFF3 can be programmed.
- Note 4: To use the TimerCounter in the 16-bit mode, set the operating mode by programming TC4CR<TC4M>, where TC3M must be fixed to 011.
- Note 5: To use the TimerCounter in the 16-bit mode, select the source clock by programming TC3CK. Set the timer start control and timer F/F control by programming TC4CR<TC4S> and TC4CR<TFF4>, respectively.
- Note 6: The operating clock settings are limited depending on the timer operating mode. For the detailed descriptions, see Table 9-1 and Table 9-2.
- Note 7: The timer register settings are limited depending on the timer operating mode. For the detailed descriptions, see Table 9-3.

Note 8: The clock "fc" can be selected as the source clock only in 8/16 bit PWM mode and in warming-up counter mode in SLOW or SLEEP mode.



The TimerCounter 4 is controlled by the TimerCounter 4 control register (TC4CR) and two 8-bit timer registers (TTREG4 and PWREG4).





- Note 1: fc: High-frequency clock [Hz] fs: Low-frequency clock [Hz]
- Note 2: Do not change the TC4M, TC4CK and TFF4 settings while the timer is running.
- Note 3: To stop the timer operation (TC4S=  $1 \rightarrow 0$ ), do not change the TC4M, TC4CK and TFF4 settings.

To start the timer operation (TC4S= 0  $\rightarrow$  1), TC4M, TC4CK and TFF4 can be programmed.

- Note 4: When TC4M= 1\*\* (upper byte in the 16-bit mode), the source clock becomes the TC3 overflow signal regardless of the TC4CK setting.
- Note 5: To use the TimerCounter in the 16-bit mode, select the operating mode by programming TC4M, where TC3CR<TC3M> must be set to 011.
- Note 6: To the TimerCounter in the 16-bit mode, select the source clock by programming TC3CR<TC3CK>. Set the timer start control and timer F/F control by programming TC4S and TFF4, respectively.

- Note 7: The operating clock settings are limited depending on the timer operating mode. For the detailed descriptions, see Table 9-1 and Table 9-2.
- Note 8: The timer register settings are limited depending on the timer operating mode. For the detailed descriptions, see Table 9-3.
- Note 9: The clock "fc" can be selected as the source clock only in 8 bit PWM mode.
- Note 10: To use the PDO, PWM or PPG mode, a pulse is not output from the timer output pin when TC1CR2<TC4OUT> is set to 1. To output a pulse from the timer output pin, clear TC1CR2<TC4OUT> to 0.

Table 9-1 Operating Mode and Selectable Source Clock (NORMAL1/2 and IDLE1/2 Modes)

Operating mode	fc/2 <sup>11</sup> or fs/2 <sup>3</sup>	fc/27	fc/2⁵	fc/2 <sup>3</sup>	۲ fs	fc/2	fe	TC3 pin input	TC4 pin input
8-bit timer	0	0	0	0	-	$\bigcirc$	-	-	-
8-bit event counter	-	-	-	-		) / ·	-	0	0
8-bit PDO	0	0	0	0	$\leq$	<u> </u>	- /	46	◇ -
8-bit PWM	0	0	0	0	79	⊘ o	0	5->	-
16-bit timer	0	0	0	0	V(-))	- <	) <u>-</u> (C	26	-
16-bit event counter	-	-	-	-		-		40//	-
Warm-up counter	-	-	-		$\searrow_0$	- /	$\overline{\mathcal{C}}$	)-	-
16-bit PWM	0	0	o <	0	0	0	$\langle \rangle \rangle$	0	-
16-bit PPG	0	0	9	0	-	$\overline{\Box}$		0	-

Note 1: For 16-bit operations (16-bit timer/event counter, warm-up counter, 16-bit PWM and 16-bit PPG), set its source clock on lower bit (TC3CK).

Note 2: O : Available source clock

#### Table 9-2 Operating Mode and Selectable Source Clock (SLOW1/2 and SLEEP1/2 Modes)

Operating mode	fc/2 <sup>11</sup> or fs/2 <sup>3</sup>	fc/27	fc/2⁵	fc/23	fs	fc/2	fc	TC3 pin input	TC4 pin input
8-bit timer	0	∠ <u> </u>	~ - ((	//-	-	-	-	-	-
8-bit event counter		-	/-/	)	-	-	-	0	0
8-bit PDO	0			-	-	-	-	-	-
8-bit PWM	Vo	-	<u> </u>	-	0	-	-	-	-
16-bit timer	0	-	$\searrow$	-	-	-	-	-	-
16-bit event counter	-	(7	-	-	-	-	-	0	-
Warm-up counter	-	<u> </u>	-	-	-	-	0	-	-
16-bit PWM	0		- 1	-	0	-	-	0	-
16-bit PPG	$\langle \circ   \langle$		-	-	-	-	-	0	-

Note 1; For 16-bit operations (16-bit timer/event counter, warm-up counter, 16-bit PWM and 16-bit PPG), set its source clock on lower bit (TC3CK). Note 2: O : Available source clock

## Table 9-3 Constraints on Register Values Being Compared

Operating mode	Register Value
8-bit timer/event counter	1≤ (TTREGn) ≤255
8-bit PDO	1≤ (TTREGn) ≤255
8-bit PWM	2≤ (PWREGn) ≤254
16-bit timer/event counter	1≤ (TTREG4, 3) ≤65535
Warm-up counter	256≤ (TTREG4, 3) ≤65535
16-bit PWM	2≤ (PWREG4, 3) ≤65534
16-bit PPG	1≤ (PWREG4, 3) < (TTREG4, 3) ≤65535 and (PWREG4, 3) + 1 < (TTREG4, 3)

Note:n = 3 to 4

## 9.3 Function

The TimerCounter 3 and 4 have the 8-bit timer, 8-bit event counter, 8-bit programmable divider output (PDO), 8bit pulse width modulation (PWM) output modes. The TimerCounter 3 and 4 (TC3, 4) are cascadable to form a 16bit timer. The 16-bit timer has the operating modes such as the 16-bit timer, 16-bit event counter, warm-up counter, 16-bit pulse width modulation (PWM) output and 16-bit programmable pulse generation (PPG) modes.

## 9.3.1 8-Bit Timer Mode (TC3 and 4)

In the timer mode, the up-counter counts up using the internal clock. When a match between the up-counter and the timer register j (TTREGj) value is detected, an INTTCj interrupt is generated and the up-counter is cleared. After being cleared, the up-counter restarts counting.

- Note 1: In the timer mode, fix TCjCR<TFFj> to 0. If not fixed, the PDOj, PWMj and PPGj pins may output pulses.
- Note 2: In the timer mode, do not change the TTREG setting while the timer is running. Since TTREG is not in the shift register configuration in the timer mode, the new value programmed in TTREG is in effect immediately after the programming. Therefore, if TTREG is changed while the timer is running, an expected operation may not be obtained.

Note 3: j = 3, 4

### Table 9-4 Source Clock for Timer Counter 3, 4 (Internal Clock)

	Source Clock (Note)		Reso	olution	Maximum S	Setting Time
NORMAL1/2,	IDLE1/2 mode	SLOW1/2,		G		
DV7CK = 0	DV7CK = 1	SLEEP1/2 mode	fc = 8 MHz	fs = 32.768 kHz	fc = 8 MHz	fs = 32.768 kHz
fc/211 [Hz]	fs/2 <sup>3</sup> [Hz]	fs/23 [Hz]	256 µs	244.14 µs	65.2 ms	62.3 ms
fc/27	fc/2 <sup>7</sup>	- (	16 µs	<u> </u>	4.0 ms	-
fc/2 <sup>5</sup>	fc/2⁵	- (	)) 4 µs		1.0ms	-
fc/2 <sup>3</sup>	fc/2 <sup>3</sup>	$\overline{C}$	1 µs	- ~	255.0 µs	-

Note: In the timer mode, do not select a source clock other than those shown above.

Example :Setting the timer mode with source clock  $fc/2^7$  Hz and generating an interrupt 160 µs later (TimerCounter4, fc = 8.0 MHz)

	×	
LD	(TTREG4), 0AH	; Sets the timer register (160 $\mu s$ ÷ 27/fc = 0AH).
DI SET	(EIRH). 3	; Enables INTTC4 interrupt.
EI		. Sate the exercise clear to $f_2/2^7$ and 0 bit times made
	(TC4CR), 00010000B	; Sets the operating clock to $fc/2^7$ , and 8-bit timer mode.
LD	(TC4CR), 00011000B	; Starts TC4.
	DI SET EI LD	DI SET (EIRH). 3 EI LD (TC4CR), 00010000B





## 9.3.2 8-Bit Event Counter Mode (TC3, 4)

In the 8-bit event counter mode, the up-counter counts up at the falling edge of the input pulse to the TCj pin. When a match between the up-counter and the TTREGj value is detected, an INTTCj interrupt is generated and the up-counter is cleared. After being cleared, the up-counter restarts counting at the falling edge of the input pulse to the TCj pin. Two machine cycles are required for the low- or high-level pulse input to the TCj pin. Therefore, a maximum frequency to be supplied is  $fc/2^4$  Hz in the NORMAL1/2 or IDLE1/2 mode, and  $fs/2^4$  Hz in the SLOW1/2 or SLEEP1/2 mode.

- Note 1: In the event counter mode, fix TCjCR<TFFj> to 0. If not fixed, the PDOj, PWMj and PPGj pins may output pulses.
- Note 2: In the event counter mode, do not change the TTREG setting while the timer is running. Since TTREG is not in the shift register configuration in the event counter mode, the new value programmed in TTREG is in effect immediately after the programming. Therefore, if TTREG is changed while the timer is running, an expected operation may not be obtained.





## 9.3.3 8-Bit Programmable Divider Output (PDO) Mode (TC3, 4)

This mode is used to generate a pulse with a 50% duty cycle from the  $\overline{\text{PDOj}}$  pin.

In the PDO mode, the up-counter counts up using the internal clock. When a match between the up-counter and the TTREGj value is detected, the logic level output from the  $\overline{PDOj}$  pin is switched to the opposite state and the up-counter is cleared. The INTTCj interrupt request is generated at the time. The logic state opposite to the timer F/Fj logic level is output from the  $\overline{PDOj}$  pin. An arbitrary value can be set to the timer F/Fj by TCjCR<TFFj>. Upon reset, the timer F/Fj value is initialized to 0.

To use the programmable divider output, set the output latch of the I/O port to 1.

Example :Generating 512 Hz pulse using TC4 (fc = 8.0 MHz)

	Setting port	
LD	(TTREG4), 3DH	; 1/512 ÷ 2 <sup>7</sup> /fc ÷ 2 = 3DH
LD	(TC4CR), 00010001B	; Sets the operating clock to $fc/2^7$ , and 8-bit PDO mode.
LD	(TC4CR), 00011001B	: Starts TC4.

- Note 1: In the programmable divider output mode, do not change the TTREG setting while the timer is running. Since TTREG is not in the shift register configuration in the programmable divider output mode, the new value programmed in TTREG is in effect immediately after programming. Therefore, if TTREG is changed while the timer is running, an expected operation may not be obtained.
- Note 2: When the timer is stopped during PDO output, the PDOj pin holds the output status when the timer is stopped. To change the output status, program TCjCR<TFFj> after the timer is stopped. Do not change the TCjCR<TFFj> setting upon stopping of the timer.

Example: Fixing the  $\overline{PDOj}$  pin to the high level when the TimerCounter is stopped CLP (TCCCP) 2 : Stoppe the timer

CLR (TCjCR).3 ; Stops the timer.

CLR (TCjCR).7 ; Sets the  $\overline{\text{PDOj}}$  pin to the high level.

Note 3: j = 3, 4



Figure 9-4 8-Bit PDO Mode Timing Chart (TC4)

## 9.3.4 8-Bit Pulse Width Modulation (PWM) Output Mode (TC3, 4)

This mode is used to generate a pulse-width modulated (PWM) signals with up to 8 bits of resolution. The upcounter counts up using the internal clock.

When a match between the up-counter and the PWREGj value is detected, the logic level output from the timer F/Fj is switched to the opposite state. The counter continues counting. The logic level output from the timer F/Fj is switched to the opposite state again by the up-counter overflow, and the counter is cleared. The INTTCj interrupt request is generated at this time.

Since the initial value can be set to the timer F/Fj by TCjCR<TFFj>, positive and negative pulses can be generated. Upon reset, the timer F/Fj is cleared to 0.

(The logic level output from the  $\overline{PWMj}$  pin is the opposite to the timer F/Fj logic level.)

Since PWREGj in the PWM mode is serially connected to the shift register, the value set to PWREGj can be changed while the timer is running. The value set to PWREGj during a run of the timer is shifted by the INTTCj interrupt request and loaded into PWREGj. While the timer is stopped, the value is shifted immediately after the programming of PWREGj. If executing the read instruction to PWREGj during PWM output, the value in the shift register is read, but not the value set in PWREGj. Therefore, after writing to PWREGj, the reading data of PWREGj is previous value until INTTCj is generated.

For the pin used for PWM output, the output latch of the I/O port must be set to 1.

- Note 1: In the PWM mode, program the timer register PWREGj immediately after the INTTCj interrupt request is generated (normally in the INTTCj interrupt service routine.) If the programming of PWREGj and the interrupt request occur at the same time, an unstable value is shifted, that may result in generation of the pulse different from the programmed value until the next INTTCj interrupt request is generated.
- Note 2: When the timer is stopped during PWM output, the PWMj pin holds the output status when the timer is stopped. To change the output status, program TCjCR<TFFj> after the timer is stopped. Do not change the TCjCR<TFFj> upon stopping of the timer.

Example: Fixing the PWMj pin to the high level when the TimerCounter is stopped

- CLR (TCjCR).3 ; Stops the timer.
- CLR (TCjCR).7 ; Sets the PWMj pin to the high level.
- Note 3: To enter the STOP mode during PWM output, stop the timer and then enter the STOP mode. If the STOP mode is entered without stopping the timer when fc, fc/2 or fs is selected as the source clock, a pulse is output from the PWMj pin during the warm-up period time after exiting the STOP mode.

Note 4: j = 3, 4

Source Clock			Resolution		Repeated Cycle	
NORMAL1/2, DV7CK = 0	IDLE1/2 mode DV7CK = 1	SLOW1/2, SLEEP1/2 mode	fc = 8 MHz	fs = 32.768 kHz	fc = 8 MHz	fs = 32.768 kHz
fc/211 [Hz]	fs/2 <sup>3</sup> [Hz]	fs/2 <sup>3</sup> [Hz]	256 µs	244.14 µs	65.5 ms	62.5 ms
fc/27	fc/27	2	16 µs	-	4.1 ms	-
fc/2⁵	fc/2 <sup>5</sup>	<u> </u>	4 µs	-	1.02 ms	-
fc/2 <sup>3</sup>	fc/2 <sup>3</sup>	<u> </u>	1 µs	-	256 µs	-
fs	fs	fs	30.5 µs	30.5 µs	7.81 ms	7.81 ms
fc/2	fc/2	-	250 ns	-	64 µs	-
fc	fc	-	125 ns	-	32 µs	-

#### Table 9-5 PWM Output Mode



Figure 9-5 8-Bit PWM Mode Timing Chart (TC4)

## 9.3.5 16-Bit Timer Mode (TC3 and 4)

In the timer mode, the up-counter counts up using the internal clock. The TimerCounter 3 and 4 are cascadable to form a 16-bit timer.

When a match between the up-counter and the timer register (TTREG3, TTREG4) value is detected after the timer is started by setting TC4CR<TC4S> to 1, an INTTC4 interrupt is generated and the up-counter is cleared. After being cleared, the up-counter continues counting. Program the lower byte and upper byte in this order in the timer register. (Programming only the upper or lower byte should not be attempted.)

- Note 1: In the timer mode, fix TCjCR<TFFj> to 0. If not fixed, the PDOj, PWMj, and PPGj pins may output a pulse.
- Note 2: In the timer mode, do not change the TTREG setting while the timer is running. Since TTREG is not in the shift register configuration in the timer mode, the new value programmed in TTREG is in effect immediately after programming of TTREG. Therefore, if TTREG is changed while the timer is running, an expected operation may not be obtained.

Note 3: j = 3, 4

Table 9-6 Source Clock for 16-Bit Timer Mode

Source Clock			Resolution		Maximum Setting Time	
NORMAL1/2,	IDLE1/2 mode	SLOW1/2,		$\langle \rangle$	$\left( \begin{array}{c} \\ \end{array} \right)$	
DV7CK = 0	DV7CK = 1	SLEEP1/2 mode	fc = 8 MHz	fs = 32.768 kHz	fc = 8 MHz	fs = 32.768 kHz
fc/211	fs/2 <sup>3</sup>	fs/2³	256 µs	244.14 µs	16.78 s	16 s
fc/27	fc/27	- <	16 µs		1.05 s	-
fc/2 <sup>5</sup>	fc/2⁵	-	4 µs	- ))	262.1 ms	-
fc/2 <sup>3</sup>	fc/2 <sup>3</sup>	- ((	1 μs		65.5 ms	-

Example :Setting the timer mode with source clock fc/27 [Hz], and generating an interrupt 600 ms later





## 9.3.6 16-Bit Event Counter Mode (TC3 and 4)\_

In the event counter mode, the up-counter counts up at the falling edge to the TC3 pin. The TimerCounter 3 and 4 are cascadable to form a 16-bit event counter.

When a match between the up-counter and the timer register (TTREG3, TTREG4) value is detected after the timer is started by setting TC4CR<TC4S> to 1, an INTTC4 interrupt is generated and the up-counter is cleared.

After being cleared, the up-counter restarts counting at the falling edge of the input pulse to the TC3 pin. Two machine cycles are required for the low- or high-level pulse input to the TC3 pin.

Therefore, a maximum frequency to be supplied is  $fc/2^4$  Hz in the NORMAL1/2 or IDLE1/2 mode, and fs/  $2^4$  in the SLOW1/2 or SLEEP1/2 mode. Program the lower byte (TTREG3), and upper byte (TTREG4) in this order in the timer register. (Programming only the upper or lower byte should not be attempted.)

Note 1: In the event counter mode, fix TCjCR<TFFj> to 0. If not fixed, the PDOj, PWMj and PPGj pins may output pulses.

Note 2: In the event counter mode, do not change the TTREG setting while the timer is running. Since TTREG is not in the shift register configuration in the event counter mode, the new value programmed in TTREG is in effect immediately after the programming. Therefore, if TTREG is changed while the timer is running, an expected operation may not be obtained.

Note 3: j = 3, 4

## 9.3.7 16-Bit Pulse Width Modulation (PWM) Output Mode (TC3 and 4)

This mode is used to generate a pulse-width modulated (PWM) signals with up to 16 bits of resolution. The TimerCounter 3 and 4 are cascadable to form the 16-bit PWM signal generator.

The counter counts up using the internal clock or external clock.

When a match between the up-counter and the timer register (PWREG3, PWREG4) value is detected, the logic level output from the timer F/F4 is switched to the opposite state. The counter continues counting. The logic level output from the timer F/F4 is switched to the opposite state again by the counter overflow, and the counter is cleared. The INTTC4 interrupt is generated at this time.

Two machine cycles are required for the high- or low-level pulse input to the TC3 pin. Therefore, a maximum frequency to be supplied is  $fc/2^4$  Hz in the NORMAL1/2 or IDLE1/2 mode, and  $fs/2^4$  to in the SLOW1/2 or SLEEP1/2 mode.

Since the initial value can be set to the timer F/F4 by TC4CR<TFF4>, positive and negative pulses can be generated. Upon reset, the timer F/F4 is cleared to 0.

(The logic level output from the  $\overline{PWM4}$  pin is the opposite to the timer F/F4 logic level.)

Since PWREG4 and 3 in the PWM mode are serially connected to the shift register, the values set to PWREG4 and 3 can be changed while the timer is running. The values set to PWREG4 and 3 during a run of the timer are shifted by the INTTCj interrupt request and loaded into PWREG4 and 3. While the timer is stopped, the values are shifted immediately after the programming of PWREG4 and 3. Set the lower byte (PWREG3) and upper byte (PWREG4) in this order to program PWREG4 and 3. (Programming only the lower or upper byte of the register should not be attempted.)

If executing the read instruction to PWREG4 and 3 during PWM output, the values set in the shift register is read, but not the values set in PWREG4 and 3. Therefore, after writing to the PWREG4 and 3, reading data of PWREG4 and 3 is previous value until INTTC4 is generated.

For the pin used for PWM output, the output latch of the I/O port must be set to 1.

- Note 1: In the PWM mode, program the timer register PWREG4 and 3 immediately after the INTTC4 interrupt request is generated (normally in the INTTC4 interrupt service routine.) If the programming of PWREGj and the interrupt request occur at the same time, an unstable value is shifted, that may result in generation of pulse different from the programmed value until the next INTTC4 interrupt request is generated.
- Note 2: When the timer is stopped during PWM output, the PWM4 pin holds the output status when the timer is stopped. To change the output status, program TC4CR<TFF4> after the timer is stopped. Do not program TC4CR<TFF4> upon stopping of the timer.

Example: Fixing the PWM4 pin to the high level when the TimerCounter is stopped CLR (TC4CR).3 ; Stops the timer.

CLR (TC4CR).7 ; Sets the PWM4 pin to the high level.

Note 3: To enter the STOP mode, stop the timer and then enter the STOP mode. If the STOP mode is entered without stopping of the timer when fc, fc/2 or fs is selected as the source clock, a pulse is output from the PWM4 pin during the warm-up period time after exiting the STOP mode.

Table 9-7 16-Bit PWM Output Mode

Source Clock		Resolution		Repeated Cycle		
NORMAL1/2,	IDLE1/2 mode	SLOW1/2,				
DV7CK = 0	DV7CK = 1	SLEEP1/2 mode	fc = 8 MHz	fs = 32.768 kHz	fc = 8 MHz	fs = 32.768 kHz
fc/211	fs/2 <sup>3</sup> [Hz]	fs/2 <sup>3</sup> [Hz]	256 µs	244.14 µs	16.78 s	16 s
fc/27	fc/27	(7)	16 µs	-	1.05 s	-
fc/2 <sup>5</sup>	fc/2 <sup>5</sup>	()	4 µs	$\rightarrow$ .	262.1 ms	-
fc/2 <sup>3</sup>	fc/23		(1µs/))	-	65.5 ms	-
fs	fs	fs	30.5 µs	30.5 µs	2 s	2 s
fc/2	fc/2	, - < -	250 ns	-	16.4 ms	-
fc	fc	- /	125 ns	-	8.2 ms	-

Example :Generating a pulse with 2-ms high-level width and a period of 65.536 ms (fc = 8.0 MHz)

		Setting ports	
	LDW	(PWREG3), 07D0H	; Sets the pulse width.
$\searrow$	LD	(TC3CR), 33H	; Sets the operating clock to $fc/2^{3},$ and 16-bit PWM output mode
			; (lower byte).
	LD	(TC4CR), 056H	; Sets TFF4 to the initial value 0, and 16-bit PWM signal
			; generation mode (upper byte).
	LD	(TC4CR), 05EH	; Starts the timer.



Figure 9-7 16-Bit PWM Mode Timing Chart (TC3 and TC4)
### 9.3.8 16-Bit Programmable Pulse Generate (PPG) Output Mode (TC3 and 4)

This mode is used to generate pulses with up to 16-bits of resolution. The timer counter 3 and 4 are cascadable to enter the 16-bit PPG mode.

The counter counts up using the internal clock or external clock. When a match between the up-counter and the timer register (PWREG3, PWREG4) value is detected, the logic level output from the timer F/F4 is switched to the opposite state. The counter continues counting. The logic level output from the timer F/F4 is switched to the opposite state again when a match between the up-counter and the timer register (TTREG3, TTREG4) value is detected, and the counter is cleared. The INTTC4 interrupt is generated at this time.

Two machine cycles are required for the high- or low-level pulse input to the TC3 pin. Therefore, a maximum frequency to be supplied is  $fc/2^4$  Hz in the NORMAL1/2 or IDLE1/2 mode, and  $fs/2^4$  to in the SLOW1/2 or SLEEP1/2 mode.

Since the initial value can be set to the timer F/F4 by TC4CR<TFF4>, positive and negative pulses can be generated. Upon reset, the timer F/F4 is cleared to 0.

(The logic level output from the  $\overline{PPG4}$  pin is the opposite to the timer F/F4.)

Set the lower byte and upper byte in this order to program the timer register. (TTREG3  $\rightarrow$  TTREG4, PWREG3  $\rightarrow$  PWREG4) (Programming only the upper or lower byte should not be attempted.)

For PPG output, set the output latch of the I/O port to 1.

Example :Generating a pulse with 2-ms high-level width and a period of 32.770 ms (fc = 8.0 MHz)

	Setting ports	$\sim$
LDW	(PWREG3), 07D0H	; Sets the pulse width.
LDW	(TTREG3), 8002H	; Sets the cycle period.
LD	(TC3CR), 33H	; Sets the operating clock to fc/23, and16-bit PPG mode
		; (lower byte).
	(TC4CR), 057H	; Sets TFF4 to the initial value 0, and 16-bit
		;PPG mode (upper byte).
LD	(TC4CR), 05FH	; Starts the timer.
$\sim \sim$		

Note 1: In the PPG mode, do not change the PWREGi and TTREGi settings while the timer is running. Since PWREGi and TTREGi are not in the shift register configuration in the PPG mode, the new values programmed in PWREGi and TTREGi are in effect immediately after programming PWREGi and TTREGi. Therefore, if PWREGi and TTREGi are changed while the timer is running, an expected operation may not be obtained.

Note 2: When the timer is stopped during PPG output, the PPG4 pin holds the output status when the timer is stopped. To change the output status, program TC4CR<TFF4> after the timer is stopped. Do not change TC4CR<TFF4> upon stopping of the timer.

Example: Fixing the PPG4 pin to the high level when the TimerCounter is stopped

CLR (TC4CR).3 ; Stops the timer

CLR (TC4CR).7 ; Sets the PPG4 pin to the high level

Note 3: i = 3, 4



Figure 9-8 16-Bit PPG Mode Timing Chart (TC3 and TC4)

### 9.3.9 Warm-Up Counter Mode

In this mode, the warm-up period time is obtained to assure oscillation stability when the system clocking is switched between the high-frequency and low-frequency. The timer counter 3 and 4 are cascadable to form a 16-bit TimerCounter. The warm-up counter mode has two types of mode; switching from the high-frequency to low-frequency, and vice-versa.

- Note 1: In the warm-up counter mode, fix TCiCR<TFFi> to 0. If not fixed, the PDOi, PWMi and PPGi pins may output pulses.
- Note 2: In the warm-up counter mode, only upper 8 bits of the timer register TTREG4 and 3 are used for match detection and lower 8 bits are not used.

Note 3: i = 3, 4

#### 9.3.9.1 Low-Frequency Warm-up Counter Mode

(NORMAL1  $\rightarrow$  NORMAL2  $\rightarrow$  SLOW2  $\rightarrow$  SLOW1)

In this mode, the warm-up period time from a stop of the low-frequency clock fs to oscillation stability is obtained. Before starting the timer, set SYSCR2<XTEN> to 1 to oscillate the low-frequency clock. When a match between the up-counter and the timer register (TTREG4, 3) value is detected after the timer is started by setting TC4CR<TC4S> to 1, the counter is cleared by generating the INTTC4 interrupt request. After stopping the timer in the INTTC4 interrupt service routine, set SYSCR2<SYSCK> to 1 to switch the system clock from the high-frequency to low-frequency, and then clear of SYSCR2<XEN> to 0 to stop the high-frequency clock.

Table 9-8 Setting Time of Low-Frequency Warm-Up Counter Mode (fs = 32.768 kHz)

Minimum Time Setting	Maximum Time Setting
(TTREG4, 3 = 0100H)	(TTREG4, 3 = FF00H)
7.81 ms	1.99 s

Example :After checking low-frequency clock oscillation stability with TC4 and 3, switching to the SLOW1 mode

		SET	(SYSCR2).6	; SYSCR2 <xten> <math>\leftarrow</math> 1</xten>
		LD	(TC3CR), 43H	; Sets TFF3=0, source clock fs, and 16-bit mode.
	$\sim$	LD	(TC4CR), 05H	; Sets TFF4=0, and warm-up counter mode.
	2~	LDW	(TTREG3), 8000H	; Sets the warm-up time.
	$\square$	$\sim$	$\leq \langle$	; (The warm-up time depends on the oscillator characteristic.)
$\sim$		DI		; IMF ← 0
		SET	(EIRH). 3	; Enables the INTTC4.
$\langle = \rangle$		EI	$\sqrt{2}$	; IMF ← 1
		SET <	(TC4CR).3	; Starts TC4 and 3.
	$\checkmark$	:	:	
PINT	TC4:	CLR	(TC4CR).3	; Stops TC4 and 3.
		SET	(SYSCR2).5	; SYSCR2 <sysck> ← 1</sysck>
				; (Switches the system clock to the low-frequency clock.)
		CLR	(SYSCR2).7	; SYSCR2 <xen> <math>\leftarrow</math> 0 (Stops the high-frequency clock.)</xen>
		RETI		
		:	:	
VINT	TC4:	DW	PINTTC4	; INTTC4 vector table

#### 9.3.9.2 High-Frequency Warm-Up Counter Mode (SLOW1 $\rightarrow$ SLOW2 $\rightarrow$ NORMAL2 $\rightarrow$ NORMAL1)

In this mode, the warm-up period time from a stop of the high-frequency clock fc to the oscillation stability is obtained. Before starting the timer, set SYSCR2<XEN> to 1 to oscillate the high-frequency clock. When a match between the up-counter and the timer register (TTREG4, 3) value is detected after the timer is started by setting TC4CR<TC4S> to 1, the counter is cleared by generating the INTTC4 interrupt request. After stopping the timer in the INTTC4 interrupt service routine, clear SYSCR2<SYSCK> to 0 to switch the system clock from the low-frequency to high-frequency, and then SYSCR2<XTEN> to 0 to stop the low-frequency clock.

Table 9-9 Setting Time in High-Frequency Warm-Up Counter Mode

Minimum time Setting (TTREG4, 3 = 0100H)	Maximum time Setting (TTREG4, 3 = FF00H)	
32 µs	8.16 ms	$\overline{\ }$

Example : After checking high-frequency clock oscillation stability with TC4 and 3, switching to the NORMAL1 mode

	SET	(SYSCR2).7	; SYSCR2 <xen> ← 1</xen>
	LD	(TC3CR), 63H	; Sets TFF3=0, source clock fc, and 16-bit mode.
	LD	(TC4CR), 05H	; Sets TFF4=0, and warm-up counter mode.
	LDW	(TTREG3), 0F800H	; Sets the warm-up time.
			; (The warm-up time depends on the oscillator characteristic.)
	DI		, IMF ← 0
	SET	(EIRH). 3	; Enables the INTTC4.
	EI	$\mathcal{C}$	; IMF ← 1
	SET	(TC4CR).3	; Starts the TC4 and 3.
	:		
PINTTC4:	CLR	(TC4CR).3	; Stops the TC4 and 3.
	CLR	(SYSCR2).5	; SYSCR2 <sysck> <math>\leftarrow 0</math></sysck>
	$\leq //$	$ \longrightarrow  $	; (Switches the system clock to the high-frequency clock.)
	CLR	(SYSCR2).6	; SYSCR2 <xten> ← 0</xten>
			; (Stops the low-frequency clock.)
	RETI		>
	$\sim$	:	
VINTTC4:	DW	PINTTC4	; INTTC4 vector table
	))		
	- ( (	$^{\prime}$	
	<	$\sim$	
$\sim$		$\sim$	

# TOSHIBA

# 10. 8-Bit TimerCounter (TC5, TC6)

# 10.1 Configuration



# 10.2 TimerCounter Control

The TimerCounter 5 is controlled by the TimerCounter 5 control register (TC5CR) and two 8-bit timer registers (TTREG5, PWREG5).



- Note 2: Do not change the TC5M, TC5CK and TFF5 settings while the timer is running.
- Note 3: To stop the timer operation (TC5S=  $1 \rightarrow 0$ ), do not change the TC5M and TC5CK settings. To start the timer operation (TC5S=  $0 \rightarrow 1$ ), TC5M and TC5CK can be programmed.
- Note 4: To use the TimerCounter in the 16-bit mode, set the operating mode by programming TC6CR<TC6M>, where TC5M must be fixed to 011.
- Note 5: To use the TimerCounter in the 16-bit mode, select the source clock by programming TC5CK. Set the timer start control and timer F/F control by programming TC6CR<TC6S> and TC6CR<TFF6>, respectively.
- Note 6: The operating clock settings are limited depending on the timer operating mode. For the detailed descriptions, see Table 10-1 and Table 10-2.
- Note 7: The timer register settings are limited depending on the timer operating mode. For the detailed descriptions, see Table 10-3.
- Note 8: The clock "fc" can be selected as the source clock only in 8/16 bit PWM mode and in warming-up counter mode in SLOW or SLEEP mode.

The TimerCounter 6 is controlled by the TimerCounter 6 control register (TC6CR) and two 8-bit timer registers (TTREG6 and PWREG6).

#### TimerCounter 6 Timer Register



- Note 1: fc: High-frequency clock [Hz] fs: Low-frequency clock [Hz]
- Note 2: Do not change the TC6M, TC6CK and TFF6 settings while the timer is running.
- Note 3: To stop the timer operation (TC6S= 1  $\rightarrow$  0), do not change the TC6M, TC6CK and TFF6 settings.
- To start the timer operation (TC6S= 0  $\rightarrow$  1), TC6M, TC6CK and TFF6 can be programmed.
- Note 4: When TC6M= 1\*\* (upper byte in the 16-bit mode), the source clock becomes the TC5 overflow signal regardless of the TC6CK setting.
- Note 5: To use the TimerCounter in the 16-bit mode, select the operating mode by programming TC6M, where TC5CR<TC5M> must be set to 011.
- Note 6: To the TimerCounter in the 16-bit mode, select the source clock by programming TC5CR<TC5CK>. Set the timer start control and timer F/F control by programming TC6S and TFF6, respectively.

- Note 7: The operating clock settings are limited depending on the timer operating mode. For the detailed descriptions, see Table 10-1 and Table 10-2.
- Note 8: The timer register settings are limited depending on the timer operating mode. For the detailed descriptions, see Table 10-3.
- Note 9: The clock "fc" can be selected as the source clock only in 8 bit PWM mode.
- Note 10: To use the PDO, PWM or PPG mode, a pulse is not output from the timer output pin when TC1CR2<TC6OUT> is set to 1. To output a pulse from the timer output pin, clear TC1CR2<TC6OUT> to 0.

Table 10-1 Operating Mode and Selectable Source Clock (NORMAL1/2 and IDLE1/2 Modes)

Operating mode	fc/2 <sup>11</sup> or fs/2 <sup>3</sup>	fc/27	fc/2⁵	fc/2 <sup>3</sup>	fs	fc/2	fc	TC5 pin input	TC6 pin input
8-bit timer	0	0	0	0	-	$\bigcirc$	· -	-	-
8-bit event counter	-	-	-	-		) / ·	-		0
8-bit PDO	0	0	0	0	$\leq$	<u> </u>		RF (	> -
8-bit PWM	0	0	0	0	79	⊘ o	0	6 ->>	-
16-bit timer	0	0	0	0	V(-))	- <	2 - (C	26	-
Warm-up counter	-	-	-	-	0	-	-	40/	-
16-bit PWM	0	0	0		o	0	70	> -	-
16-bit PPG	0	0	o <	0	> -	- (	$\leq$ -)	-	-

Note 1: For 16-bit operations (16-bit timer, warm-up counter, 16-bit PWM and 16-bit PPG), set its source clock on lower bit (TC5CK).

Note 2: O : Available source clock

#### Table 10-2 Operating Mode and Selectable Source Clock (SLOW1/2 and SLEEP1/2 Modes)

Operating mode	fc/2 <sup>11</sup> or fs/2 <sup>3</sup>	fc/27	fc/2⁵	fc/2 <sup>3</sup>	fs	fc/2	fc	TC5 pin input	TC6 pin input
8-bit timer	0	))-	-		$\rightarrow$ -	-	-	-	-
8-bit event counter		2	((	//-\$	-	-	-	-	0
8-bit PDO	0	-	-	))	-	-	-	-	-
8-bit PWM	0		/	-	0	-	-	-	-
16-bit timer	~o	-	-	-	-	-	-	-	-
Warm-up counter	-	-	$\langle \rangle$	-	-	-	0	-	-
16-bit PWM	0	(7	-	-	0	-	-	-	-
16-bit PPG	0	<u> </u>	-	-	-	-	-	-	-

Note 1: For 16-bit operations (16-bit timer, warm-up counter, 16-bit PWM and 16-bit PPG), set its source clock on lower bit (TC5CK). Note 2: O : Available source clock

### Table 10-3 Constraints on Register Values Being Compared

Operating mode	Register Value
8-bit timer/event counter	1≤ (TTREGn) ≤255
8-bit PDO	1≤ (TTREGn) ≤255
8-bit PWM	2≤ (PWREGn) ≤254
16-bit timer	1≤ (TTREG6, 5) ≤65535
Warm-up counter	256≤ (TTREG6, 5) ≤65535
16-bit PWM	2≤ (PWREG6, 5) ≤65534
16-bit PPG	1≤ (PWREG6, 5) < (TTREG6, 5) ≤65535 and (PWREG6, 5) + 1 < (TTREG6, 5)

Note:n = 5 to 6

## 10.3 Function

The TimerCounter 6 have the 8-bit timer, 8-bit event counter, 8-bit programmable divider output (PDO), 8-bit pulse width modulation (PWM) output modes. The TimerCounter 5 and 6 (TC5, 6) are cascadable to form a 16-bit timer. The 16-bit timer has the operating modes such as the 16-bit timer, 16-bit event counter, warm-up counter, 16-bit pulse width modulation (PWM) output and 16-bit programmable pulse generation (PPG) modes.

## 10.3.1 8-Bit Timer Mode (TC5 and 6)

In the timer mode, the up-counter counts up using the internal clock. When a match between the up-counter and the timer register j (TTREGj) value is detected, an INTTCj interrupt is generated and the up-counter is cleared. After being cleared, the up-counter restarts counting.

- Note 1: In the timer mode, fix TCjCR<TFFj> to 0. If not fixed, the PDOj, PWM and PPGj pins may output pulses.
- Note 2: In the timer mode, do not change the TTREG setting while the timer is running. Since TTREG is not in the shift register configuration in the timer mode, the new value programmed in TTREG is in effect immediately after the programming. Therefore, if TTREG is changed while the timer is running, an expected operation may not be obtained.

#### Table 10-4 Source Clock for Timer Counter 5, 6 (Internal Clock)

Source Clock (Note)			Reso	lution	Maximum Setting Time	
NORMAL1/2,	IDLE1/2 mode	SLOW1/2,		G		
DV7CK = 0	DV7CK = 1	SLEEP1/2 mode	fc = 8 MHz	fs = 32.768 kHz	fc = 8 MHz	fs = 32.768 kHz
fc/211 [Hz]	fs/2 <sup>3</sup> [Hz]	fs/23 [Hz]	256 µs	244.14 μs	65.2 ms	62.3 ms
fc/27	fc/2 <sup>7</sup>	- (	16 µs	<u> </u>	4.0 ms	-
fc/2 <sup>5</sup>	fc/2 <sup>5</sup>	- (	)) 4 µs		1.0ms	-
fc/2 <sup>3</sup>	fc/2 <sup>3</sup>	$\overline{C}$	1 µs	- ~	255.0 µs	-

Note: In the timer mode, do not select a source clock other than those shown above.

Example :Setting the timer mode with source clock  $fc/2^7$  Hz and generating an interrupt 160 µs later (TimerCounter6, fc = 8.0 MHz)

$\leq 2$	LD	(TTREG6), 0AH	; Sets the timer register (160 $\mu s$ ÷ 27/fc = 0AH).
		$\sim$	
$\wedge$ ( $\bigcirc$ )	SET	(EIRH). 4	; Enables INTTC6 interrupt.
	EI		
	LD ((	(TC6CR), 00010000B	; Sets the operating clock to fc/2 <sup>7</sup> , and 8-bit timer mode.
	LD	(TC6CR), 00011000B	; Starts TC6.
		$\sim$	

Note 3: j = 5, 6





## 10.3.2 8-Bit Event Counter Mode (TC6)

In the 8-bit event counter mode, the up-counter counts up at the falling edge of the input pulse to the TCj pin. When a match between the up-counter and the TTREGj value is detected, an INTTCj interrupt is generated and the up-counter is cleared. After being cleared, the up-counter restarts counting at the falling edge of the input pulse to the TCj pin. Two machine cycles are required for the low- or high-level pulse input to the TCj pin. Therefore, a maximum frequency to be supplied is  $fc/2^4$  Hz in the NORMAL1/2 or IDLE1/2 mode, and  $fs/2^4$  Hz in the SLOW1/2 or SLEEP1/2 mode.

- Note 1: In the event counter mode, fix TCjCR<TFFj> to 0. If not fixed, the PDOj, PWMj and PPGj pins may output pulses.
- Note 2: In the event counter mode, do not change the TTREG setting while the timer is running. Since TTREG is not in the shift register configuration in the event counter mode, the new value programmed in TTREG is in effect immediately after the programming. Therefore, if TTREG is changed while the timer is running, an expected operation may not be obtained.





## 10.3.3 8-Bit Programmable Divider Output (PDO) Mode (TC6)

This mode is used to generate a pulse with a 50% duty cycle from the PDOj pin.

In the PDO mode, the up-counter counts up using the internal clock. When a match between the up-counter and the TTREGj value is detected, the logic level output from the  $\overline{PDOj}$  pin is switched to the opposite state and the up-counter is cleared. The INTTCj interrupt request is generated at the time. The logic state opposite to the timer F/Fj logic level is output from the  $\overline{PDOj}$  pin. An arbitrary value can be set to the timer F/Fj by TCjCR<TFFj>. Upon reset, the timer F/Fj value is initialized to 0.

To use the programmable divider output, set the output latch of the I/O port to 1.

10.3 Function

Example :Generating 512 Hz pulse using TC6 (fc = 8.0 MHz)

	Setting port	
LD	(TTREG6), 3DH	; 1/512 ÷ 2 <sup>7</sup> /fc ÷ 2 = 3DH
LD	(TC6CR), 00010001B	; Sets the operating clock to fc/27, and 8-bit PDO mode.
LD	(TC6CR), 00011001B	: Starts TC6.

- Note 1: In the programmable divider output mode, do not change the TTREG setting while the timer is running. Since TTREG is not in the shift register configuration in the programmable divider output mode, the new value programmed in TTREG is in effect immediately after programming. Therefore, if TTREG is changed while the timer is running, an expected operation may not be obtained.
- Note 2: When the timer is stopped during PDO output, the PDOj pin holds the output status when the timer is stopped. To change the output status, program TCjCR<TFFj> after the timer is stopped. Do not change the TCjCR<TFFj> setting upon stopping of the timer.

Example: Fixing the PDOj pin to the high level when the TimerCounter is stopped

 $\ensuremath{\mathsf{CLR}}$  (TCjCR).3 ; Stops the timer.

CLR (TCjCR).7 ; Sets the  $\overline{\text{PDOj}}$  pin to the high level.

Note 3: j = 6



Figure 10-4 8-Bit PDO Mode Timing Chart (TC6)

### 10.3.4 8-Bit Pulse Width Modulation (PWM) Output Mode (TC6)

This mode is used to generate a pulse-width modulated (PWM) signals with up to 8 bits of resolution. The upcounter counts up using the internal clock.

When a match between the up-counter and the PWREGj value is detected, the logic level output from the timer F/Fj is switched to the opposite state. The counter continues counting. The logic level output from the timer F/Fj is switched to the opposite state again by the up-counter overflow, and the counter is cleared. The INTTCj interrupt request is generated at this time.

Since the initial value can be set to the timer F/Fj by TCjCR<TFFj>, positive and negative pulses can be generated. Upon reset, the timer F/Fj is cleared to 0.

(The logic level output from the  $\overline{PWMj}$  pin is the opposite to the timer F/Fj logic level.)

Since PWREGj in the PWM mode is serially connected to the shift register, the value set to PWREGj can be changed while the timer is running. The value set to PWREGj during a run of the timer is shifted by the INTTCj interrupt request and loaded into PWREGj. While the timer is stopped, the value is shifted immediately after the programming of PWREGj. If executing the read instruction to PWREGj during PWM output, the value in the shift register is read, but not the value set in PWREGj. Therefore, after writing to PWREGj, the reading data of PWREGj is previous value until INTTCj is generated.

For the pin used for PWM output, the output latch of the I/O port must be set to 1.

- Note 1: In the PWM mode, program the timer register PWREGj immediately after the INTTCj interrupt request is generated (normally in the INTTCj interrupt service routine.) If the programming of PWREGj and the interrupt request occur at the same time, an unstable value is shifted, that may result in generation of the pulse different from the programmed value until the next INTTCj interrupt request is generated.
- Note 2: When the timer is stopped during PWM output, the PWMj pin holds the output status when the timer is stopped. To change the output status, program TCjCR<TFFj> after the timer is stopped. Do not change the TCjCR<TFFj> upon stopping of the timer.

Example: Fixing the PWMj pin to the high level when the TimerCounter is stopped

- CLR (TCjCR).3 ; Stops the timer.
- CLR (TCjCR).7 ; Sets the PWMj pin to the high level.
- Note 3: To enter the STOP mode during PWM output, stop the timer and then enter the STOP mode. If the STOP mode is entered without stopping the timer when fc, fc/2 or fs is selected as the source clock, a pulse is output from the PWMj pin during the warm-up period time after exiting the STOP mode.
- Note 4: j = 6

Table	10-5	PWM	Output	Mode
-------	------	-----	--------	------

Source Clock			Resolution		Repeated Cycle	
		SLOW1/2, SLEEP1/2 mode	fc = 8 MHz	fs = 32.768 kHz	fc = 8 MHz	fs = 32.768 kHz
fc/211 [Hz]	fs/2 <sup>3</sup> [Hz]	fs/2 <sup>3</sup> [Hz]	256 µs	244.14 µs	65.5 ms	62.5 ms
fc/27	fc/27	2	16 µs	-	4.1 ms	-
fc/2⁵	fc/2 <sup>5</sup>		4 µs	-	1.02 ms	-
fc/2 <sup>3</sup>	fc/2 <sup>3</sup>	<u> </u>	1 µs	-	256 µs	-
fs	fs	fs	30.5 µs	30.5 µs	7.81 ms	7.81 ms
fc/2	fc/2	-	250 ns	-	64 µs	-
fc	fc	-	125 ns	-	32 µs	-



Figure 10-5 8-Bit PWM Mode Timing Chart (TC6)

#### 16-Bit Timer Mode (TC5 and 6) 10.3.5

In the timer mode, the up-counter counts up using the internal clock. The TimerCounter 5 and 6 are cascadable to form a 16-bit timer.

When a match between the up-counter and the timer register (TTREG5, TTREG6) value is detected after the timer is started by setting TC6CR<TC6S> to 1, an INTTC6 interrupt is generated and the up-counter is cleared. After being cleared, the up-counter continues counting. Program the lower byte and upper byte in this order in the timer register. (Programming only the upper or lower byte should not be attempted.)

- Note 1: In the timer mode, fix TCjCR<TFFj> to 0. If not fixed, the PDOj, PWM, and PPG pins may output a pulse.
- Note 2: In the timer mode, do not change the TTREG setting while the timer is running. Since TTREG is not in the shift register configuration in the timer mode, the new value programmed in TTREG is in effect immediately after programming of TTREGj. Therefore, if TTREGj is changed while the timer is running, an expected operation may not be obtained.

Note 3: j = 5, 6

0.0.1.00

Table 10-6 Source Clock for 16-Bit Timer Mode

	Source Clock		Reso	lution	Maximum S	Setting Time
NORMAL1/2,	IDLE1/2 mode	SLOW1/2,		$\sim$	$\langle \rangle$	
DV7CK = 0	DV7CK = 1	SLEEP1/2 mode	fc = 8 MHz	∫fs = 32.768 kHz	fc = 8 MHz	fs = 32.768 kHz
fc/211	fs/2 <sup>3</sup>	fs/2 <sup>3</sup>	256 µs	244.14 µs	16.78 s	16 s
fc/27	fc/2 <sup>7</sup>	- <	16 µs		1.05 s	-
fc/25	fc/2⁵	-	4 µs	<< - >>>	262.1 ms	-
fc/2 <sup>3</sup>	fc/2 <sup>3</sup>	- ((	1 µs		65.5 ms	-

Example :Setting the timer mode with source clock fc/27 [Hz], and generating an interrupt 600 ms later

# <u>TOSHIBA</u>



Figure 10-6 16-Bit Timer Mode Timing Chart (TC5 and TC6)

## 10.3.6 16-Bit Pulse Width Modulation (PWM) Output Mode (TC5 and 6)

This mode is used to generate a pulse-width modulated (PWM) signals with up to 16 bits of resolution. The TimerCounter 5 and 6 are cascadable to form the 16-bit PWM signal generator.

The counter counts up using the internal clock.

When a match between the up-counter and the timer register (PWREG5, PWREG6) value is detected, the logic level output from the timer F/F6 is switched to the opposite state. The counter continues counting. The logic level output from the timer F/F6 is switched to the opposite state again by the counter overflow, and the counter is cleared. The INTTC6 interrupt is generated at this time.

Since the initial value can be set to the timer F/F6 by TC6CR<TFF6>, positive and negative pulses can be generated. Upon reset, the timer F/F6 is cleared to 0.

(The logic level output from the  $\overline{PWM6}$  pin is the opposite to the timer F/F6 logic level.)

Since PWREG6 and 5 in the PWM mode are serially connected to the shift register, the values set to PWREG6 and 5 can be changed while the timer is running. The values set to PWREG6 and 5 during a run of the timer are shifted by the INTTCj interrupt request and loaded into PWREG6 and 5. While the timer is stopped, the values are shifted immediately after the programming of PWREG6 and 5. Set the lower byte (PWREG5) and upper byte (PWREG6) in this order to program PWREG6 and 5. (Programming only the lower or upper byte of the register should not be attempted.)

If executing the read instruction to PWREG6 and 5 during PWM output, the values set in the shift register is read, but not the values set in PWREG6 and 5. Therefore, after writing to the PWREG6 and 5, reading data of PWREG6 and 5 is previous value until INTTC6 is generated.

For the pin used for PWM output, the output latch of the I/O port must be set to 1.

Note 1:	In the PWM mode, program the timer register PWREG6 and 5 immediately after the INTTC6 interrupt request
	is generated (normally in the INTTC6 interrupt service routine.) If the programming of PWREG and the
$\searrow$	interrupt request occur at the same time, an unstable value is shifted, that may result in generation of pulse
	different from the programmed value until the next INTTC6 interrupt request is generated.

Note 2: When the timer is stopped during PWM output, the PWM6 pin holds the output status when the timer is stopped. To change the output status, program TC6CR<TFF6> after the timer is stopped. Do not program TC6CR<TFF6> upon stopping of the timer.

Example: Fixing the PWM6 pin to the high level when the TimerCounter is stopped

CLR (TC6CR).3 ; Stops the timer.

CLR (TC6CR).7 ; Sets the  $\overline{PWM6}$  pin to the high level.

Note 3: To enter the STOP mode, stop the timer and then enter the STOP mode. If the STOP mode is entered without stopping of the timer when fc, fc/2 or fs is selected as the source clock, a pulse is output from the PWM6 pin during the warm-up period time after exiting the STOP mode.

Source Clock			Resolution		Repeated Cycle	
NORMAL1/2,	IDLE1/2 mode	SLOW1/2,				
DV7CK = 0	DV7CK = 1	SLEEP1/2 mode	fc = 8 MHz	fs = 32.768 kHz	fc = 8 MHz	fs = 32.768 kHz
fc/211	fs/2 <sup>3</sup> [Hz]	fs/2 <sup>3</sup> [Hz]	256 µs	244.14 µs	16.78 s	16 s
fc/27	fc/2 <sup>7</sup>	-	16 µs	-	1.05.s	-
fc/2 <sup>5</sup>	fc/2⁵	-	4 µs	-	262.1 ms	-
fc/2 <sup>3</sup>	fc/2 <sup>3</sup>	-	1 µs	-	65.5 ms	-
fs	fs	fs	30.5 µs	30.5 µs	2 s	2 s
fc/2	fc/2	-	250 ns	- ((	16.4 ms	-
fc	fc	-	125 ns		8.2 ms	-

### Table 10-7 16-Bit PWM Output Mode

	fc	fc	-	125 ns		8.2 ms
					$\langle \langle \rangle \rangle$	~
				(	(7/5)	$\bigcirc$
Exar	nple 'Generating	a pulse with 2-i	ms high-level wi	dth and a period	of 65.536 ms (fc =	80 MHz)
L'Au		, u puise with 2 i	ins ingli level wi	uni unu u period	01 05.550 mis (re	0.9 1000
		c	otting porto	21		$\sim$

	Setting ports	
LDW	(PWREG5), 07D0H	Sets the pulse width.
LD	(TC5CR), 33H	: Sets the operating clock to fc/2 <sup>3</sup> , and 16-bit PWM output mode ; (lower byte).
LD	(TC6CR), 056H	; Sets TFF6 to the initial value 0, and 16-bit PWM signal ; generation mode (upper byte).
LD	(TC6CR), 05EH	; Starts the timer.
$\square$		
		>



Figure 10-7 16-Bit PWM Mode Timing Chart (TC5 and TC6)

#### 10.3.7 16-Bit Programmable Pulse Generate (PPG) Output Mode (TC5 and 6)

This mode is used to generate pulses with up to 16-bits of resolution. The timer counter 5 and 6 are cascadable to enter the 16-bit PPG mode.

The counter counts up using the internal clock. When a match between the up-counter and the timer register (PWREG5, PWREG6) value is detected, the logic level output from the timer F/F6 is switched to the opposite state. The counter continues counting. The logic level output from the timer F/F6 is switched to the opposite state again when a match between the up-counter and the timer register (TTREG5, TTREG6) value is detected, and the counter is cleared. The INTTC6 interrupt is generated at this time.

Since the initial value can be set to the timer F/F6 by TC6CR<TFF6>, positive and negative pulses can be generated. Upon reset, the timer F/F6 is cleared to 0.

(The logic level output from the  $\overline{PPG6}$  pin is the opposite to the timer F/F6.)

Set the lower byte and upper byte in this order to program the timer register. (TTREG5  $\rightarrow$  TTREG6, PWREG5  $\rightarrow$  PWREG6) (Programming only the upper or lower byte should not be attempted.)

For PPG output, set the output latch of the I/O port to 1.

Example :Generating a pulse with 2-ms high-level width and a period of 32.770 ms (fc = 8.0 MHz)

	Setting ports	
LDW	(PWREG5), 07D0H	; Sets the pulse width.
LDW	(TTREG5), 8002H	Sets the cycle period.
LD	(TC5CR), 33H	; Sets the operating clock to $fc/2^3$ , and 16-bit PPG mode
	$\overline{C}$	; (lower byte).
LD	(TC6CR), 057H	; Sets TFF6 to the initial value 0, and 16-bit
		; PPG mode (upper byte).
LD	(TC6CR), 05FH	; Starts the timer.
$1 \frown$	$\langle \langle \cdot \rangle \rangle$	$\left( \bigcap_{i=1}^{n} \right)^{-1}$

- Note 1: In the PPG mode, do not change the PWREGi and TTREGi settings while the timer is running. Since PWREGi and TTREGi are not in the shift register configuration in the PPG mode, the new values programmed in PWREGi and TTREGi are in effect immediately after programming PWREGi and TTREGi. Therefore, if PWREGi and TTREGi are changed while the timer is running, an expected operation may not be obtained.
- Note 2: When the timer is stopped during PPG output, the PPG6 pin holds the output status when the timer is stopped. To change the output status, program TC6CR<TFF6> after the timer is stopped. Do not change TC6CR<TFF6> upon stopping of the timer.

Example: Fixing the PPG6 pin to the high level when the TimerCounter is stopped

CLR (TC6CR).3 ; Stops the timer

CLR (TC6CR).7 ; Sets the PPG6 pin to the high level

Note 3: i = 5, 6

TOSHIBA



Figure 10-8 16-Bit PPG Mode Timing Chart (TC5 and TC6)

#### 10.3.8 Warm-Up Counter Mode

In this mode, the warm-up period time is obtained to assure oscillation stability when the system clocking is switched between the high-frequency and low-frequency. The timer counter 5 and 6 are cascadable to form a 16-bit TimerCounter. The warm-up counter mode has two types of mode; switching from the high-frequency to low-frequency, and vice-versa.

- Note 1: In the warm-up counter mode, fix TCiCR<TFFi> to 0. If not fixed, the PDOi, PWMI and PPGi pins may output pulses.
- Note 2: In the warm-up counter mode, only upper 8 bits of the timer register TTREG6 and 5 are used for match detection and lower 8 bits are not used.

Note 3: i = 5, 6

#### 10.3.8.1 Low-Frequency Warm-up Counter Mode

(NORMAL1  $\rightarrow$  NORMAL2  $\rightarrow$  SLOW2  $\rightarrow$  SLOW1)

In this mode, the warm-up period time from a stop of the low-frequency clock fs to oscillation stability is obtained. Before starting the timer, set SYSCR2<XTEN> to 1 to oscillate the low-frequency clock. When a match between the up-counter and the timer register (TTREG6, 5) value is detected after the timer is started by setting TC6CR<TC6S> to 1, the counter is cleared by generating the INTTC6 interrupt request. After stopping the timer in the INTTC6 interrupt service routine, set SYSCR2<SYSCK> to 1 to switch the system clock from the high-frequency to low-frequency, and then clear of SYSCR2<XEN> to 0 to stop the high-frequency clock.

Table 10-8 Setting Time of Low-Frequency Warm-Up Counter Mode (fs = 32.768 kHz)

Minimum Time Setting	Maximum Time Setting
(TTREG6, 5 = 0100H)	(TTREG6, 5 = FF00H)
7.81 ms	1.99 s

Example : After checking low-frequency clock oscillation stability with TC6 and 5, switching to the SLOW1 mode

SET	(SYSCR2).6	; SYSCR2 <xten> ← 1</xten>
LD	(TC5CR), 43H	; Sets TFF5=0, source clock fs, and 16-bit mode.
LD	(TC6CR), 05H	; Sets TFF6=0, and warm-up counter mode.
LDW	(TTREG5), 8000H	; Sets the warm-up time.
$\sim$	21	; (The warm-up time depends on the oscillator characteristic.)
DI		; IMF ← 0
SET	(EIRH). 4	; Enables the INTTC6.
EI	$\sim$	; IMF ← 1
SET	(TC6CR).3	; Starts TC6 and 5.
:	:	
CLR	(TC6CR).3	; Stops TC6 and 5.
SET	(SYSCR2).5	; SYSCR2 <sysck> <math>\leftarrow</math> 1</sysck>
		; (Switches the system clock to the low-frequency clock.)
CLR	(SYSCR2).7	; SYSCR2 <xen> <math display="inline">\leftarrow</math> 0 (Stops the high-frequency clock.)</xen>
RETI		
:	:	
DW	PINTTC6	; INTTC6 vector table
	LD LD LDW DI SET EI SET : CLR SET CLR RETI :	LD (TC5CR), 43H LD (TC6CR), 05H LDW (TTREG5), 8000H DJ SET (EIRH). 4 EI SET (TC6CR).3 : : CLR (TC6CR).3 SET (SYSCR2).5 CLR (SYSCR2).7 RETI : : :

# 10.3.8.2 High-Frequency Warm-Up Counter Mode

 $(\mathsf{SLOW1} \rightarrow \mathsf{SLOW2} \rightarrow \mathsf{NORMAL2} \rightarrow \mathsf{NORMAL1})$ 

In this mode, the warm-up period time from a stop of the high-frequency clock fc to the oscillation stability is obtained. Before starting the timer, set SYSCR2<XEN> to 1 to oscillate the high-frequency clock. When a match between the up-counter and the timer register (TTREG6, 5) value is detected after the timer is started by setting TC6CR<TC6S> to 1, the counter is cleared by generating the INTTC6 interrupt request. After stopping the timer in the INTTC6 interrupt service routine, clear SYSCR2<SYSCK> to 0 to switch the system clock from the low-frequency to high-frequency, and then SYSCR2<XTEN> to 0 to stop the low-frequency clock.

Table 10-9 Setting Time in High-Frequency Warm-Up Counter Mode

Minimum time Setting	Maximum time Setting
(TTREG6, 5 = 0100H)	(TTREG6, 5 = FF00H)
32 µs	8:16 ms

Example : After checking high-frequency clock oscillation stability with TC6 and 5, switching to the NORMAL1 mode

	SET	(SYSCR2).7	; SYSCR2 <xen> ← 1</xen>
	LD	(TC5CR), 63H	; Sets TFF5=0, source clock fc, and 16-bit mode.
	LD	(TC6CR), 05H	; Sets TFF6=0, and warm-up counter mode.
	LDW	(TTREG5), 0F800H	; Sets the warm-up time.
			; (The warm-up time depends on the oscillator characteristic.)
	DI		; IMF ← 0
	SET	(EIRH). 4	; Enables the INTTC6.
	EI	$\overline{C}$	; IMF ← 1
	SET	(TC6CR).3	; Starts the TC6 and 5.
	:		
PINTTC6:	CLR	(TC6CR).3	; Stops the TC6 and 5.
	CLR	(SYSCR2).5	;SYSCR2 <sysck> <math>\leftarrow 0</math></sysck>
	$\langle \rangle / $	$ \longrightarrow  $	; (Switches the system clock to the high-frequency clock.)
	CLR	(SYSCR2).6	; SYSCR2 <xten> <math>\leftarrow 0</math></xten>
			; (Stops the low-frequency clock.)
	RETI		$\rangle$
	$\searrow$	: ()	
VINTTC6:	DW	PINTTC6	; INTTC6 vector table
	))		
	- ( (	$^{(())}$	
	<		
$\sim$		$\sim$	

# TOSHIBA

# 11. Asynchronous Serial interface (UART)

# 11.1 Configuration



# 11.2 Control

UART is controlled by the UART Control Registers (UARTCR1, UARTCR2). The operating status can be monitored using the UART status register (UARTSR).



- Note 1: When operations are disabled by setting TXE and RXE bit to "0", the setting becomes valid when data transmit or receive complete. When the transmit data is stored in the transmit data buffer, the data are not transmitted. Even if data transmit is enabled, until new data are written to the transmit data buffer, the current data are not transmitted.
- Note 2: The transmit clock and the parity are common to transmit and receive.
- Note 3: UARTCR1<RXE> and UARTCR1<TXE> should be set to "0" before UARTCR1<BRG> is changed.

#### UART Control Register2



Note: Settings of RXDNC are limited depending on the transfer clock specified by BRG. The combination "O" is available but please do not select the combination "-". The transfer clock is calculated by the following equation : Transfer clock [Hz] = Timer/counter source clock [Hz] ÷ TTREG5 set value

			(75)	$\rightarrow$	
			RXDNC	setting	10/
BRG setting	Transfer clock [Hz]	00 (No noise rejection)	01 (Reject pulses shorter than 31/fc[s] as noise)	10 (Reject pulses shorter than 63/fc[s] as noise)	11 (Reject pulses shorter than 127/fc[s] as noise)
000	fc/13	0	o	(78)	-
110	fc/8	0		$(\vee )$	-
(When the transfer clock gen-	fc/16	040	0		-
erated by INTTC5 is the same as the right side column)	fc/32	0	0	0	-
The setting except the	above	(o ))	0	0	0

#### **UART Status Register**

UARTSR	7	6	5	(4)	3	2	1 0	~
(0025H)	PERR	FERR	OERR	RBFL	TEND	TBEP	$(\overline{\alpha})$	(Initial value: 0000 11**)
			71				$(\vee / ))$	

	PERR	Parity error flag	0: 1:		
	FERR	Framing error flag	) 0: 1:	No framing error Framing error	
	ØERR	Overrun error flag	0: 1:	No overrun error Overrun error	Read
	RBFL	Receive data buffer full flag	0: 1:	Receive data buffer empty Receive data buffer full	only
	TEND	Transmit end flag	0: 1:	On transmitting Transmit end	
	ТВЕР	Transmit data buffer empty flag	0: 1:	Transmit data buffer full (Transmit data writing is finished) Transmit data buffer empty	

Note: When an INTTXD is generated, TBEP flag is set to "1" automatically.

#### UART Receive Data Buffer



#### UART Transmit Data Buffer

# 11.3 Transfer Data Format

In UART, an one-bit start bit (Low level), stop bit (Bit length selectable at high level, by UARTCR1<STBT>), and parity (Select parity in UARTCR1<PE>; even- or odd-numbered parity by UARTCR1<EVEN>) are added to the transfer data. The transfer data formats are shown as follows.



114

# 11.4 Transfer Rate

The baud rate of UART is set of UARTCR1<BRG>. The example of the baud rate are shown as follows.

BRG	Source	ce Clock
BRG	8 MHz	4 MHz
000	38400 [baud]	19200 [baud]
001	19200	9600
010	9600	4800
011	4800	2400
100	2400	1200
101	1200	600

#### Table 11-1 Transfer Rate (Example)

When TC5 is used as the UART transfer rate (when UARTCR1<BRG> = "110"), the transfer clock and transfer rate are determined as follows:

Transfer clock [Hz] = TC5 source clock [Hz] / TTREG5 setting value

Transfer Rate [baud] = Transfer clock [Hz] / 16

# 11.5 Data Sampling Method

The UART receiver keeps sampling input using the clock selected by UARTCR1<BRG> until a start bit is detected in RXD pin input. RT clock starts detecting "L" level of the RXD pin. Once a start bit is detected, the start bit, data bits, stop bit(s), and parity bit are sampled at three times of RT7, RT8, and RT9 during one receiver clock interval (RT clock). (RT0 is the position where the bit supposedly starts.) Bit is determined according to majority rule (The data are the same twice or more out of three samplings).



Figure 11-4 Data Sampling Method

## 11.6 STOP Bit Length

Select a transmit stop bit length (1 bit or 2 bits) by UARTCR1<STBT>.

# 11.7 Parity

Set parity / no parity by UARTCR1<PE> and set parity type (Odd- or Even-numbered) by UARTCR1<EVEN>.

## 11.8 Transmit/Receive Operation

### 11.8.1 Data Transmit Operation

Set UARTCR1<TXE> to "1". Read UARTSR to check UARTSR<TBEP> = "1", then write data in TDBUF (Transmit data buffer). Writing data in TDBUF zero-clears UARTSR<TBEP>, transfers the data to the transmit shift register and the data are sequentially output from the TXD pin. The data output include a one-bit start bit, stop bits whose number is specified in UARTCR1<STBT> and a parity bit if parity addition is specified. Select the data transfer baud rate using UARTCR1<BRG>. When data transmit starts, transmit buffer empty flag UARTSR<TBEP> is set to "1" and an INTTXD interrupt is generated.

While UARTCR1<TXE> = "0" and from when "1" is written to UARTCR1<TXE> to when send data are written to TDBUF, the TXD pin is fixed at high level. When transmitting data, first read UARTSR, then write data in TDBUF. Otherwise, UARTSR<TBEP> is not zero-cleared and transmit does not start.

### 11.8.2 Data Receive Operation

Set UARTCR1<RXE> to "1". When data are received via the RXD pin, the receive data are transferred to RDBUF (Receive data buffer). At this time, the data transmitted includes a start bit and stop bit(s) and a parity bit if parity addition is specified. When stop bit(s) are received, data only are extracted and transferred to RDBUF (Receive data buffer). Then the receive buffer full flag UARTSR<RBFL> is set and an INTRXD interrupt is generated. Select the data transfer baud rate using UARTCR1<BRG>.

If an overrun error (OERR) occurs when data are received, the data are not transferred to RDBUF (Receive data buffer) but discarded; data in the RDBUF are not affected.

Note: When a receive operation is disabled by setting UARTCR1<RXE> bit to "0", the setting becomes valid when data receive is completed. However, if a framing error occurs in data receive, the receive-disabling setting may not become valid. If a framing error occurs, be sure to perform a re-receive operation.

#### Status Flag 11.9

#### 11.9.1 Parity Error

When parity determined using the receive data bits differs from the received parity bit, the parity error flag UARTSR<PERR> is set to "1". The UARTSR<PERR> is cleared to "0" when the RDBUF is read after reading the UARTSR.



#### 11.9.2

When "0" is sampled as the stop bit in the receive data, framing error flag UARTSR<FERR> is set to "1". The UARTSR<FERR> is cleared to "0" when the RDBUF is read after reading the UARTSR.



#### 11.9.3 Overrun Error

When all bits in the next data are received while unread data are still in RDBUF, overrun error flag UARTSR<OERR> is set to "1". In this case, the receive data is discarded; data in RDBUF are not affected. The UARTSR<OERR> is cleared to "0" when the RDBUF is read after reading the UARTSR.

# TOSHIBA

UARTSR <rbfl></rbfl>	
RXD pin	Final bit Stop
Shift register	xxx0** xxx0**
RDBUF	УУУУУ
UARTSR <oerr></oerr>	After reading UARTSR then RDBUF clears OERR.
INTRXD interrupt	
	Figure 11 7 Generation of Overrup Error



Note: Receive operations are disabled until the overrun error flag UARTSR<OERR> is cleared.

#### 11.9.4 **Receive Data Buffer Full**

Loading the received data in RDBUF sets receive data buffer full flag UARTSR<RBFL> to "1". The UARTSR<RBFL> is cleared to "0" when the RDBUF is read after reading the UARTSR.  $\left( \left( \right) \right)$ 

RXD pin	Final bit	Stop	$\overline{\mathcal{M}}$
Shift register	Xxx0**	xxxx0*	( <u>1xxxx0</u>
	-	$\land$	<u> </u>
RDBUF	уууу		( xxxx
UARTSR <rbfl></rbfl>			After reading UARTSR then RDBUF clears RBFL.
			1
INTRXD interrupt		$\langle \mathcal{O} \rangle$	
Figu	ure 11-8 Generation	of Receive Data	a Buffer Full

Note: If the overrun error flag UARTSR<OERR> is set during the period between reading the UARTSR and reading the RDBUF, it cannot be cleared by only reading the RDBUF. Therefore, after reading the RDBUF, read the UARTSR again to check whether or not the overrun error flag which should have been cleared still remains set.

#### 11.9.5 Transmit Data Buffer Empty

When no data is in the transmit buffer TDBUF, that is, when data in TDBUF are transferred to the transmit shift register and data transmit starts, transmit data buffer empty flag UARTSR<TBEP> is set to "1". The UARTSR<TBEP> is cleared to "0" when the TDBUF is written after reading the UARTSR.







## 11.9.6 Transmit End Flag

When data are transmitted and no data is in TDBUF (UARTSR<TBEP> = "1"), transmit end flag UARTSR<TEND> is set to "1". The UARTSR<TEND> is cleared to "0" when the data transmit is started after writing the TDBUF.

Shift register	***1xx	Х 1уууу0 Х*1уууу
TXD pin	StopData write for TDBUF	Start K Bit 0
		·
UARTSR <tbep></tbep>		/
		1
UARTSR <tend></tend>		<u>\</u>
INTTXD interrupt		]

Figure 11-10 Generation of Transmit End Flag and Transmit Data Buffer Empty



# 12. Synchronous Serial Interface (SIO)

The TMP86FM29LUG has a clocked-synchronous 8-bit serial interface. Serial interface has an 8-byte transmit and receive data buffer that can automatically and continuously transfer up to 64 bits of data.

Serial interface is connected to outside peripheral devices via SO, SI, SCK port.

# 12.1 Configuration



Control

12.2

The serial interface is controlled by SIO control registers (SIOCR1/SIOCR2). The serial interface status can be determined by reading SIO status register (SIOSR).

The transmit and receive data buffer is controlled by the SIOCR2<BUF>. The data buffer is assigned to address 0F90H to 0F97H for SIO in the DBR area, and can continuously transfer up to 8 words (bytes or nibbles) at one time. When the specified number of words has been transferred, a buffer empty (in the transmit mode) or a buffer full (in the receive mode or transmit/receive mode) interrupt (INTSIO) is generated.

When the internal clock is used as the serial clock in the 8-bit receive mode and the 8-bit transmit/receive mode, a fixed interval wait can be applied to the serial clock for each word transferred. Four different wait times can be selected with SIOCR2<WAIT>.

SIO Con	tro	l Reg	ister 1							
SIOCR1		7	6	5	4	3	2 1	0		
(0F98H)	ſ	SIOS	S SIOINH	I	SIOM		SCK	()	nitial value: 0000 0000)	
_	-							$\diamond$	$\bigcirc$	
	S	IOS	Indicate trar	nsfer start / sto	op 0: 1:	Stop Start				
	SIOINH		NH Continue / abort transfer		0: 1:					
	S	IOM	Transfer mode select			000: 8-bit transmit mode 010: 4-bit transmit mode 100: 8-bit transmit / receive mode 101: 8-bit receive mode 110: 4-bit receive mode Except the above: Reserved				Write only
						L	NORMAL1/2, DV7CK = 0	IDLE1/2 mode DV7CK = 1	SLOW1/2 SLEEP1/2 mode	
			$\square$			000 001	fc/2 <sup>13</sup> fc/2 <sup>8</sup>	fs/2 <sup>5</sup> fc/2 <sup>8</sup>	fs/2 <sup>5</sup>	
	S	ск	Serial clock	select		010	fc/27	fc/27	-	Write only
				$\supset$		011	fc/2 <sup>6</sup>	fc/26	-	Only
		$\bigtriangledown$	>			100	fc/2⁵	fc/2 <sup>5</sup>	-	
		~~	$\sum$		$\wedge$	101	fc/2 <sup>4</sup>	fc/24	-	-
	(	$\bigcirc$		<	76	110		Reserved		-
	1		) )	6		111	Exterr	nal clock (Input fro	m SCK pin)	

Note 1: fc; High-frequency clock [Hz], fs; Low-frequency clock [Hz]

Note 2: Set SIOS to "0" and SIOINH to "1" when setting the transfer mode or serial clock.

Note 3: SIOCR1 is write-only register, which cannot access any of in read-modify-write instruction such as bit operate, etc.
# TOSHIBA

#### SIOCR2 3 2 0 6 4 1 5 (Initial value: \*\*\*0 0000) (0F99H) WAIT BUF Always sets "00" except 8-bit transmit / receive mode. 00: $T_f = T_D$ (Non wait) 01: T<sub>f</sub> = 2T<sub>D</sub> ( Wait) WAIT Wait control 10: T<sub>f</sub> = 4T<sub>D</sub> (Wait) 11: T<sub>f</sub> = 8T<sub>D</sub> (Wait) 000: 1 word transfer 0F90H Write 001: 2 words transfer 0F90H~0F91H only 010: 3 words transfer 0F90H ~ 0F92H 011: 4 words transfer 0F90H ~ 0F93H Number of transfer words BUF (Buffer address in use) 100: 5 words transfer 0F90H ~ 0F94H 101: 6 words transfer 0F90H ~ 0F95H 110: 7 words transfer 0F90H ~ 0F96H 111: 8 words transfer 0F90H~0F97H

SIO Control Register 2

Note 1: The lower 4 bits of each buffer are used during 4-bit transfers. Zeros (0) are stored to the upper 4bits when receiving. Note 2: Transmitting starts at the lowest address. Received data are also stored starting from the lowest address to the highest

address. (The first buffer address transmitted is 0F90H).

Note 3: The value to be loaded to BUF is held after transfer is completed.

- Note 4: SIOCR2 must be set when the serial interface is stopped (SIOF = 0).
- Note 5: \*: Don't care

Note 6: SIOCR2 is write-only register, which cannot access any of in read-modify-write instruction such as bit operate, etc.

#### SIO Status Register

7

SIOF

SIOSR (0F99H)

_					
	SIOF	Serial transfer operating status monitor	0:	Transfer terminated	
		Senai transier operating status monitor	1:	Transfer in process	Read
			0:	Shift operation terminated	only
	SEF	Shift operating status monitor	1:	Shift operation in process	
_			-		

0

Note 1: T<sub>f</sub>; Frame time, T<sub>D</sub>; Data transfer time

6

SEF

Note 2: After SIOS is cleared to "0", SIOF is cleared to "0" at the termination of transfer or the setting of SIOINH to "1".



Figure 12-2 Frame time  $(T_f)$  and Data transfer time  $(T_D)$ 

# 12.3 Serial clock

#### 12.3.1 Clock source

Internal clock or external clock for the source clock is selected by SIOCR1 <SCK>.

#### 12.3.1.1 Internal clock

Any of six frequencies can be selected. The serial clock is output to the outside on the  $\overline{\text{SCK}}$  pin. The  $\overline{\text{SCK}}$  pin goes high when transfer starts.

When data writing (in the transmit mode) or reading (in the receive mode or the transmit/receive mode) cannot keep up with the serial clock rate, there is a wait function that automatically stops the serial clock and holds the next shift operation until the read/write processing is completed.

Table 12-1 Serial Clock Rate

		NORMAL1/2,	IDLE1/2 mode		SLOW1/2,	SLEEP1/2	
	DV7C	CK = 0	DV7C	СК = 1	mode		
SCK	Clock	Baud Rate	Clock	Baud Rate	Clock	Baud Rate	
000	fc/213	0.955 Kbps	fs/2 <sup>5</sup>	1024 bps	fs/2⁵	1024 bps	
001	fc/2 <sup>8</sup>	30.52 Kbps	fc/2 <sup>8</sup>	30.52 Kbps	-	-	
010	fc/27	61.04 Kbps	fc/27	61.04 Kbps	-	-	
011	fc/2 <sup>6</sup>	122.07 Kbps	fc/2 <sup>6</sup>	122.07 Kbps	-	-	
100	fc/2 <sup>5</sup>	244.14 Kbps	fc/2 <sup>5</sup>	244.14 Kbps	-	-	
101	fc/2 <sup>4</sup>	488.28 Kbps	fc/2⁴	488.28 Kbps	-	-	
110	-			-	-	-	
111	External	External	External	External	External	External	



### Figure 12-3 Automatic Wait Function (at 4-bit transmit mode)

#### 12.3.1.2 External clock

An external clock connected to the SCK pin is used as the serial clock. In this case, output latch of this port should be set to "1". To ensure shifting, a pulse width of at least 4 machine cycles is required. This pulse is needed for the shift operation to execute certainly. Actually, there is necessary processing time for interrupting, writing, and reading. The minimum pulse is determined by setting the mode and the program. Therefore, maximum transfer frequency will be 244.14K bit/sec (at fc=8MHz).

SCK pin (Output)



tcyc = 4/fc (In the NORMAL1/2, IDLE1/2 modes) 4/fs (In the SLOW1/2, SLEEP1/2 modes) t<sub>SCKL</sub>, t<sub>SCKH</sub> > 4tcyc

#### Figure 12-4 External clock pulse width

#### 12.3.2 Shift edge

The leading edge is used to transmit, and the trailing edge is used to receive

#### 12.3.2.1 Leading edge

Transmitted data are shifted on the leading edge of the serial clock (falling edge of the SCK pin input/ output).

#### 12.3.2.2 Trailing edge

Received data are shifted on the trailing edge of the serial clock (rising edge of the SCK pin input/output).



# 12.4 Number of bits to transfer

Either 4-bit or 8-bit serial transfer can be selected. When 4-bit serial transfer is selected, only the lower 4 bits of the transmit/receive data buffer register are used. The upper 4 bits are cleared to "0" when receiving.

The data is transferred in sequence starting at the least significant bit (LSB).

## 12.5 Number of words to transfer

Up to 8 words consisting of 4 bits of data (4-bit serial transfer) or 8 bits (8-bit serial transfer) of data can be transferred continuously. The number of words to be transferred can be selected by SIOCR2<BUF>.

An INTSIO interrupt is generated when the specified number of words has been transferred. If the number of words is to be changed during transfer, the serial interface must be stopped before making the change. The number of words can be changed during automatic-wait operation of an internal clock. In this case, the serial interface is not required to be stopped.



Figure 12-6 Number of words to transfer (Example: 1word = 4bit)

# 12.6 Transfer Møde

SIOCR1<SIOM> is used to select the transmit, receive, or transmit/receive mode.

# 12.6.1 4-bit and 8-bit transfer modes

In these modes, firstly set the SIO control register to the transmit mode, and then write first transmit data (number of transfer words to be transferred) to the data buffer registers (DBR).

After the data are written, the transmission is started by setting SIOCR1<SIOS> to "1". The data are then output sequentially to the SO pin in synchronous with the serial clock, starting with the least significant bit (LSB). As soon as the LSB has been output, the data are transferred from the data buffer register to the shift register. When the final data bit has been transferred and the data buffer register is empty, an INTSIO (Buffer empty) interrupt is generated to request the next transmitted data.

When the internal clock is used, the serial clock will stop and an automatic-wait will be initiated if the next transmitted data are not loaded to the data buffer register by the time the number of data words specified with the SIOCR2<BUF> has been transmitted. Writing even one word of data cancels the automatic-wait; therefore, when transmitting two or more words, always write the next word before transmission of the previous word is completed.

Note: Automatic waits are also canceled by writing to a DBR not being used as a transmit data buffer register; therefore, during SIO do not use such DBR for other applications. For example, when 3 words are transmitted, do not use the DBR of the remained 5 words. When an external clock is used, the data must be written to the data buffer register before shifting next data. Thus, the transfer speed is determined by the maximum delay time from the generation of the interrupt request to writing of the data to the data buffer register by the interrupt service program.

The transmission is ended by clearing SIOCR1<SIOS> to "0" or setting SIOCR1<SIOINH> to "1" in buffer empty interrupt service program.

SIOCR1<SIOS> is cleared, the operation will end after all bits of words are transmitted.

That the transmission has ended can be determined from the status of SIOSR<SIOF> because SIOSR<SIOF> is cleared to "0" when a transfer is completed.

When SIOCR1<SIOINH> is set, the transmission is immediately ended and SIOSR<SIOF> is cleared to "0".

When an external clock is used, it is also necessary to clear SIOCR1<SIOS> to "0" before shifting the next data; If SIOCR1<SIOS> is not cleared before shift out, dummy data will be transmitted and the operation will end.

If it is necessary to change the number of words, SIOCR1<SIOS> should be cleared to "0", then SIOCR2<BUF> must be rewritten after confirming that SIOSR<SIOF> has been cleared to "0".

	Clear SIOS
SIOCR1 <sios></sios>	
SIOSR <siof></siof>	
SIOSR <sef></sef>	
SCK pin (Output)	
SO pin	$\frac{1}{a_0 \lambda a_1 \lambda a_2 \lambda a_3 \lambda a_4 \lambda a_5 \lambda a_6 \lambda a_7 \lambda b_0 \lambda b_1 \lambda b_2 \lambda b_3 \lambda b_4 \lambda b_5 \lambda b_6 \lambda b_7}$
INTSIO interrupt	
DBR	
	Write Write (a) (b)
Figure	12-7 Transfer Mode (Example: 8bit, 1word transfer, Internal clock)

12.6 Transfer Mode



## Figure 12-9 Transmitted Data Hold Time at End of Transfer

#### 12.6.2 4-bit and 8-bit receive modes

After setting the control registers to the receive mode, set SIOCR1<SIOS> to "1" to enable receiving. The data are then transferred to the shift register via the SI pin in synchronous with the serial clock. When one word of data has been received, it is transferred from the shift register to the data buffer register (DBR). When the number of words specified with the SIOCR2<BUF> has been received, an INTSIO (Buffer full) interrupt is generated to request that these data be read out. The data are then read from the data buffer registers by the interrupt service program.

When the internal clock is used, and the previous data are not read from the data buffer register before the next data are received, the serial clock will stop and an automatic-wait will be initiated until the data are read. A wait will not be initiated if even one data word has been read.

Note:Waits are also canceled by reading a DBR not being used as a received data buffer register is read; therefore, during SIO do not use such DBR for other applications.

When an external clock is used, the shift operation is synchronized with the external clock; therefore, the previous data are read before the next data are transferred to the data buffer register. If the previous data have not been read, the next data will not be transferred to the data buffer register and the receiving of any more data will be canceled. When an external clock is used, the maximum transfer speed is determined by the delay between the time when the interrupt request is generated and when the data received have been read.

The receiving is ended by clearing SIOCR1<SIOS> to "0" or setting SIOCR1<SIOINH> to "1" in buffer full interrupt service program.

When SIOCR1<SIOS> is cleared, the current data are transferred to the buffer. After SIOCR1<SIOS> cleared, the receiving is ended at the time that the final bit of the data has been received. That the receiving has ended can be determined from the status of SIOSR<SIOF>. SIOSR<SIOF> is cleared to "0" when the receiving is ended. After confirmed the receiving termination, the final receiving data is read. When SIOCR1<SIOINH> is set, the receiving is immediately ended and SIOSR<SIOF> is cleared to "0". (The received data is ignored, and it is not required to be read out.)

If it is necessary to change the number of words in external clock operation, SIOCR1<SIOS> should be cleared to "0" then SIOCR2<BUF> must be rewritten after confirming that SIOSR<SIOF> has been cleared to "0". If it is necessary to change the number of words in internal clock, during automatic-wait operation which occurs after completion of data receiving, SIOCR2<BUF> must be rewritten before the received data is read out.



Figure 12-10 Receive Mode (Example: 8bit, 1word transfer, Internal clock)

### 12.6.3 8-bit transfer / receive mode

After setting the SIO control register to the 8-bit transmit/receive mode, write the data to be transmitted first to the data buffer registers (DBR). After that, enable the transmit/receive by setting SIOCR1<SIOS> to "1". When transmitting, the data are output from the SO pin at leading edges of the serial clock. When receiving, the data are input to the SI pin at the trailing edges of the serial clock. When the all receive is enabled, 8-bit data are transferred from the shift register to the data buffer register. An INTSIO interrupt is generated when the number of data words specified with the SIOCR2<BUF> has been transferred. Usually, read the receive data from the buffer register in the interrupt service. The data buffer register is used for both transmitting and receiving; therefore, always write the data to be transmitted after reading the all received data.

When the internal clock is used, a wait is initiated until the received data are read and the next transfer data are written. A wait will not be initiated if even one transfer data word has been written.

When an external clock is used, the shift operation is synchronized with the external clock; therefore, it is necessary to read the received data and write the data to be transmitted next before starting the next shift operation. When an external clock is used, the transfer speed is determined by the maximum delay between generation of an interrupt request and the received data are read and the data to be transmitted next are written.

The transmit/receive operation is ended by clearing SIOCR1<SIOS> to "0" or setting SIOCR1<SIOINH> to "1" in INTSIO interrupt service program.

When SIOCR1<SIOS> is cleared, the current data are transferred to the buffer. After SIOCR1<SIOS> cleared, the transmitting/receiving is ended at the time that the final bit of the data has been transmitted.

That the transmitting/receiving has ended can be determined from the status of SIOSR<SIOF>. SIOSR<SIOF> is cleared to "0" when the transmitting/receiving is ended.

When SIOCR1<SIOINH> is set, the transmit/receive operation is immediately ended and SIOSR<SIOF> is cleared to "0".

If it is necessary to change the number of words in external clock operation, SIOCR1<SIOS> should be cleared to "0", then SIOCR2<BUF> must be rewritten after confirming that SIOSR<SIOF> has been cleared to "0".

If it is necessary to change the number of words in internal clock, during automatic-wait operation which occurs after completion of transmit/receive operation, SIOCR2<BUF> must be rewritten before reading and writing of the receive/transmit data.

Note: The buffer contents are lost when the transfer mode is switched. If it should become necessary to switch

	the transfer mode, and receiving by clearing SIOCR1 <sios> to "0", read the last data and then switch the transfer mode.</sios>
	Clear SIOS
SIOCR1 <sios></sios>	
310CK1<3103>	
SIOSR <siof></siof>	
SIOSR <sef></sef>	
SCK pin	
(output)	
SO pin	$ \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} $
SI pin	$\begin{array}{c} \begin{array}{c} \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} $
Sipili	$\begin{array}{c} X c_0 X c_1 X c_2 X c_3 X c_4 X c_5 X c_6 X c_7 / X d_0 X d_1 X d_2 X d_3 X d_4 X d_5 X d_6 X d_7 \end{array}$
INTSIO interrupt	
DBR	X a X c X b X d
/	Image: Write (a)     Image: Write (b)
$\langle \langle \rangle$	

Figure 12-11 Transfer / Receive Mode (Example: 8bit, 1word transfer, Internal clock)



Figure 12-12 Transmitted Data Hold Time at End of Transfer / Receive



12.6 Transfer Mode

# 13. 10-bit AD Converter (ADC)

The TMP86FM29LUG have a 10-bit successive approximation type AD converter.

# 13.1 Configuration

The circuit configuration of the 10-bit AD converter is shown in Figure 13-1.

It consists of control register ADCCR1 and ADCCR2, converted value register ADCDR1 and ADCDR2, a DA converter, a sample-hold circuit, a comparator, and a successive comparison circuit.



# 13.2 Register configuration

The AD converter consists of the following four registers:

1. AD converter control register 1 (ADCCR1)

This register selects the analog channels and operation mode (Software start or repeat) in which to perform AD conversion and controls the AD converter as it starts operating.

2. AD converter control register 2 (ADCCR2)

This register selects the AD conversion time and controls the connection of the DA converter (Ladder resistor network).

3. AD converted value register 1 (ADCDR1)

This register used to store the digital value after being converted by the AD converter.

4. AD converted value register 2 (ADCDR2)

This register monitors the operating status of the AD converter.

#### AD Converter Control Register 1



ADRS	AD conversion start	0: 1: AD conversion start	
AMD	AD operating mode	00: AD operation disable   01: Software start mode   10: Reserved   11: Repeat mode	
AINDS	Analog input control	0: Analog input enable 1: Analog input disable	
SAIN	Analog input channel select	0000: AIN0 0001: AIN1 0010: AIN2 0011: AIN3 0100: AIN4 0101: AIN5 0110: AIN6 0111: AIN7	R/W

- Note 1: Select analog input channel during AD converter stops (ADCDR2<ADBF> = "0").
- Note 2: When the analog input channel is all use disabling, the ADCCR1<AINDS> should be set to "1".
- Note 3: During conversion, Do not perform port output instruction to maintain a precision for all of the pins because analog input port use as general input port. And for port near to analog input, Do not input intense signaling of change.
- Note 4: The ADCCR1<ADRS> is automatically cleared to "0" after starting conversion.
- Note 5: Do not set ADCCR1<ADRS> newly again during AD conversion. Before setting ADCCR1<ADRS> newly again, check ADCDR2<EOCF> to see that the conversion is completed or wait until the interrupt signal (INTADC) is generated (e.g., interrupt handling routine).
- Note 6: After STOP or SLOW/SLEEP mode are started, AD converter control register1 (ADCCR1) is all initialized and no data can be written in this register. Therefore, to use AD converter again, set the ADCCR1 newly after returning to NORMAL1 or NORMAL2 mode.

#### AD Converter Control Register 2



Note 1: Always set bit0 in ADCCR2 to "0" and set bit4 in ADCCR2 to "1".

Note 2: When a read instruction for ADCCR2, bit6 to 7 in ADCCR2 read in as undefined data.

Note 3: After STOP or SLOW/SLEEP mode are started, AD converter control register2 (ADCCR2) is all initialized and no data can be written in this register. Therefore, to use AD converter again, set the ADCCR2 newly after returning to NORMAL1 or NORMAL2 mode.

#### Table 13-1 ACK setting and Conversion time

Conversion time	8 MHz	4.MHz	2 MHz	10 MHz	5 MHz	2.5 MHz
			Reserved			
		$\bigcirc$	Reserved	$\sim$		
78/fc	((- ))	-	39.0 µs	-	-	31.2 µs
156/fc	))	39.0 µs	78.0 µs	-	31.2 µs	62.4 µs
312/fc	39.0 µs	78.0 µs	156.0 µs	31.2 µs	62.4 µs	124.8 µs
624/fc	78.0 µs	156.0 µs	$\frac{1}{2}$	62.4 µs	124.8 µs	-
1248/fc	156.0 µs	<u> </u>	$\bigcirc$	124.8 µs	-	-
			Reserved			
	time 78/fc 156/fc 312/fc 624/fc	8 MHz       78/fc       156/fc       312/fc       78.0 μs	8 MHz     4 MHz       time     8 MHz     4 MHz       78/fc     -     -       156/fc     39.0 μs     39.0 μs       312/fc     39.0 μs     78.0 μs       624/fc     78.0 μs     156.0 μs	time     8 MHz     4 MHz     2 MHz       Reserved     Reserved       78/fc     -     39.0 μs       156/fc     39.0 μs     78.0 μs       312/fc     39.0 μs     156.0 μs       624/fc     78.0 μs     156.0 μs       1248/fc     156.0 μs     -	8 MHz     4 MHz     2 MHz     10 MHz       Reserved     Reserved     Reserved       78/fc     -     -     39.0 μs     -       156/fc     -     39.0 μs     78.0 μs     -       312/fc     39.0 μs     78.0 μs     156.0 μs     31.2 μs       624/fc     78.0 μs     156.0 μs     -     62.4 μs       1248/fc     156.0 μs     -     124.8 μs	8 MHz     4 MHz     2 MHz     10 MHz     5 MHz       Reserved       Reserved       78/fc     -

Note 1: Setting for "-" in the above table are inhibited. fc: High Frequency oscillation clock [Hz]

Note 2: Set conversion time setting should be kept more than the following time by Analog reference voltage (VAREF).

VAREF = 2.7 to 3.6 V 31.2 µs and more VAREF = 1.8 to 3.6 V 124.8 µs and more

#### AD Converted value Register 1



13.2 Register configuration

#### AD Converted value Register 2



## 13.3 Function

#### 13.3.1 Software Start Mode

After setting ADCCR1<AMD> to "01" (software start mode), set ADCCR1<ADRS> to "1". AD conversion of the voltage at the analog input pin specified by ADCCR1<SAIN> is thereby started.

After completion of the AD conversion, the conversion result is stored in AD converted value registers (ADCDR1, ADCDR2) and at the same time ADCDR2<EOCF> is set to 1, the AD conversion finished interrupt (INTADC) is generated.

ADRS is automatically cleared after AD conversion has started. Do not set ADCCR1<ADRS> newly again (Restart) during AD conversion. Before setting ADRS newly again, check ADCDR2<EOCF> to see that the conversion is completed or wait until the interrupt signal (INTADC) is generated (e.g., interrupt handling routine).



#### 13.3.2 Repeat Mode

AD conversion of the voltage at the analog input pin specified by ADCCR1<SAIN> is performed repeatedly. In this mode, AD conversion is started by setting ADCCR1<ADRS> to "1" after setting ADCCR1<AMD> to "11" (Repeat mode).

After completion of the AD conversion, the conversion result is stored in AD converted value registers (ADCDR1, ADCDR2) and at the same time ADCDR2<EOCF> is set to 1, the AD conversion finished interrupt (INTADC) is generated.

In repeat mode, each time one AD conversion is completed, the next AD conversion is started. To stop AD conversion, set ADCCR1<AMD> to "00" (Disable mode) by writing 0s. The AD convert operation is stopped immediately. The converted value at this time is not stored in the AD converted value register.



- 1. Set up the AD converter control register 1 (ADCCR1) as follows:
  - Choose the channel to AD convert using AD input channel select (SAIN).
  - Specify analog input enable for analog input control (AINDS).
  - Specify AMD for the AD converter control operation mode (software or repeat mode).
- 2. Set up the AD converter control register 2 (ADCCR2) as follows:
  - Set the AD conversion time using AD conversion time (ACK). For details on how to set the conversion time, refer to Figure 13-1 and AD converter control register 2.
  - Choose IREFON for DA converter control.
- 3. After setting up (1) and (2) above, set AD conversion start (ADRS) of AD converter control register 1 (ADCCR1) to "1". If software start mode has been selected, AD conversion starts immediately.
- 4. After an elapse of the specified AD conversion time, the AD converted value is stored in AD converted value register 1 (ADCDR1) and the AD conversion finished flag (EOCF) of AD converted value register 2 (ADCDR2) is set to "1", upon which time AD conversion interrupt INTADC is generated.
- 5. EOCF is cleared to "0" by a read of the conversion result. However, if reconverted before a register read, although EOCF is cleared the previous conversion result is retained until the next conversion is completed.

Example :After selecting the conversion time 39.0 µs at 8 MHz and the analog input channel AIN3 pin, perform AD conversion once. After checking EOCF, read the converted value, store the lower 2 bits in address 0009EH and store the upper 8 bits in address 0009FH in RAM. The operation mode is software start mode.

	: (port setting)	:	;Set port register appropriately before setting AD converter registers.
	:	:	(Refer to section I/O port in details)
	LD	(ADCCR1), 00100011B	; Select AIN3
	LD	(ADCCR2), 11011000B	;Select conversion time(312/fc) and operation mode
	SET	(ADCCR1) . 7	; ADRS = 1(AD conversion start)
SLOOP :	TEST	(ADCDR2) . 5	; EOCF= 1 ?
	JRS	T, SLOOP	
	LD	A , (ADCDR2)	Read result data
	LD	(9EH) , A	
	LD	A , (ADCDR1)	Read result data
	LD	(9FH), A	

# 13.4 STOP/SLOW Modes during AD Conversion

When standby mode (STOP or SLOW mode) is entered forcibly during AD conversion, the AD convert operation is suspended and the AD converter is initialized (ADCCR1 and ADCCR2 are initialized to initial value). Also, the conversion result is indeterminate. (Conversion results up to the previous operation are cleared, so be sure to read the conversion results before entering standby mode (STOP or SLOW mode).) When restored from standby mode (STOP or SLOW mode), AD conversion is not automatically restarted, so it is necessary to restart AD conversion. Note that since the analog reference voltage is automatically disconnected, there is no possibility of current flowing into the analog reference voltage.

# 13.5 Analog Input Voltage and AD Conversion Result

The analog input voltage is corresponded to the 10-bit digital value converted by the AD as shown in Figure 13-4.



# TOSHIBA

# 13.6 Precautions about AD Converter

#### 13.6.1 Analog input pin voltage range

Make sure the analog input pins (AIN0 to AIN7) are used at voltages within VAREF to VSS. If any voltage outside this range is applied to one of the analog input pins, the converted value on that pin becomes uncertain. The other analog input pins also are affected by that.

#### 13.6.2 Analog input shared pins

The analog input pins (AIN0 to AIN7) are shared with input/output ports. When using any of the analog inputs to execute AD conversion, do not execute input/output instructions for all other ports. This is necessary to prevent the accuracy of AD conversion from degrading. Not only these analog input shared pins, some other pins may also be affected by noise arising from input/output to and from adjacent pins.

#### 13.6.3 Noise Countermeasure

The internal equivalent circuit of the analog input pins is shown in Figure 13-5. The higher the output impedance of the analog input source, more easily they are susceptible to noise. Therefore, make sure the output impedance of the signal source in your design is 5 k $\Omega$  or less. Toshiba also recommends attaching a capacitor external to the chip.



# 14. Key-on Wakeup (KWU)

In the TMP86FM29LUG, the STOP mode is released by not only P20( $\overline{INT5}/\overline{STOP}$ ) pin but also four (STOP2 to STOP5) pins.

When the STOP mode is released by STOP2 to STOP5 pins, the STOP pin needs to be used. In details, refer to the following section "14.2 Control".

# 14.1 Configuration



### 14.2 Control

Kay on Makaun Control Desinte

STOP2 to STOP5 pins can controlled by Key-on/Wakeup Control Register (STOPCR). It can be configured as enable/disable in 1-bit unit. When those pins are used for STOP mode release, configure corresponding I/O pins to input mode by I/O port register beforehand.

Key-on Wakeup Control Register										
STOPCR	7	6	5	4	3	2	1	0		
(0F9AH)	STOP5	STOP4	STOP3	STOP2			[		(Initial value: 0000 ****)	
$\langle$		))								
	STOP5	STOP mod	de released b	by STOP5			Disable Enable			Write only
	STOP4 STOP4	STOP mod	de released b	y STOP4			Disable Enable			Write only
	STOP3	STOP mod	de released b	y STOP3		-	Disable Enable			Write only
	STOP2	STOP mod	de released b	y STOP2		-	Disable Enable			Write only

## 14.3 Function

Stop mode can be entered by setting up the System Control Register (SYSCR1), and can be exited by detecting the "L" level on STOP2 to STOP5 pins, which are enabled by STOPCR, for releasing STOP mode (Note1).

Also, each level of the STOP2 to STOP5 pins can be confirmed by reading corresponding I/O port data register, check all STOP2 to STOP5 pins "H" that is enabled by STOPCR before the STOP mode is started (Note2).

- Note 1: When the STOP mode released by the edge release mode (SYSCR1<RELM> = "0"), inhibit input from STOP2 to STOP5 pins by Key-on Wakeup Control Register (STOPCR) or must be set "H" level into STOP2 to STOP5 pins that are available input during STOP mode.
- Note 2: When the STOP pin input is high or STOP2 to STOP5 pins input which is enabled by STOPCR is low, executing an instruction which starts STOP mode will not place in STOP mode but instead will immediately start the release sequence (Warm up).
- Note 3: STOP pin doesn't have the control register such as STOPCR, so when STOP mode is released by STOP2 to STOP5 pins, STOP pin also should be used as STOP mode release function.
- Note 4: In STOP mode, Key-on Wakeup pin which is enabled as input mode (for releasing STOP mode) by Key-on Wakeup Control Register (STOPCR) may generate the penetration current, so the said pin must be disabled AD conversion input (analog voltage input).
- Note 5: When the STOP mode is released by STOP2 to STOP5 pins, the level of STOP pin should hold "L" level (Figure 14-2).

a) STOP	b) In case of STOP2 to STOP5	
STOP pin Release STOP mode STOP mode	STOP pin "L"	
	STOP mode	

Figure 14-2 Priority of STOP pin and STOP2 to STOP5 pins

	Release le	evel (edge)
Pin name	SYSCR1 <relm>="1" (Note2)</relm>	SYSCR1 <relm>="0"</relm>
STOP	"H" level	Rising edge
STOP2	7 "L" level	Don't use (Note1)
STOP3	"L" level	Don't use (Note1)
STOP4	"L" level	Don't use (Note1)
STOP5	"L" level	Don't use (Note1)

15.1

Configuration

# 15. LCD Driver

The TMP86FM29LUG has a driver and control circuit to directly drive the liquid crystal device (LCD). The pins to be connected to LCD are as follows:

- 1. Segment output port 32 pins (SEG31 to SEG0)
- 2. Common output port 4 pins (COM3 to COM0)

In addition, C0, C1, V1, V2, V3 pin are provided for the LCD driver's booster circuit.

The devices that can be directly driven is selectable from LCD of the following drive methods:

- 1. 1/4 Duty (1/3 Bias) LCD Max 128 Segments(8 segments × 16 digits)
- 2. 1/3 Duty (1/3 Bias) LCD Max 96 Segments(8 segments × 12 digits)
- 3. 1/2 Duty (1/2 Bias) LCD Max 64 Segments(8 segments × 8 digits)
- 4. Static LCD Max 32 Segments(8 segments × 4 digits)

#### LCDCR 7 6 5 4 3 2 0 EDSPBRES VFSEL DUTY SLÈ DBR fc/2<sup>17</sup>. fs/29 display data area fc/216, fs/28 fc/215 fc/213 Duty Timing Display data select control control control fc/213, fs/25 fc/211, fs/23 fc/210, fs/22 Blanking Display data buffer register control fc/29 Constant voltage Common driver Segment driver booster circuit COMO СОМ3 SEG0 to SEG31 CO C1 V1 V2 Figure 15-1 LCD Driver

Note: The LCD driver incorporates a dedicated divider circuit. Therefore, the break function of a debugger (development tool) will not stop LCD driver output.

# Page 153

TMP86FM29LUG

#### 15.2 Control

The LCD driver is controlled using the LCD control register (LCDCR). The LCD driver's display is enabled using the EDSP.

LCD Driver Control Register										
LCDCR	7	6	5	4	3	2	1	0		
(0028H)	EDSP	BRES	VF	SEL	DU.	ΤY		SLF	(Initial value: 0000 0000)	
	· · · · · · · · · · · · · · · · · · ·									_
	EDSP	LCD	Display Cont	rol	0: Blank 1: Enab	U U	splay (B	lanking is rele	ased)	
	BRES	Boost	Booster circuit control			ole (use div le	/ider resi	istance)		
						NORM DV7Cł		DLE/1/2 mode DV7CK = 1	,	
		0.1				fc/2	13	fs/2⁵	fs/25	
	VFSEL	VFSEL Selectio		lection of boost frequency			11	fs/2 <sup>3</sup>	fs/2 <sup>3</sup>	
					10	fc/2	10	fs/2 <sup>2</sup>	fs/2 <sup>2</sup>	
					11	fc/2	29	fc/2 <sup>9</sup>	B/W	
	DUTY	Select	tion of drivin	g methods	01: 1/3	Duty (1/3 E Duty (1/3 E Duty (1/2 E iic	Bias)		75	
				40	NORM	1AL1/2, I	DLE/1/2 mode	SLOW1/2,		
						DV7Cł	<=0	DV7CK =	1 SLEEP0/1/2 mode	
	SLF		tion of LCD	frame fre	00	fc/2	17	fs/29	fs/2 <sup>9</sup>	
	JEI -	quency		01	fc/2	16	fs/28	fs/2 <sup>8</sup>		
				$(C \leq$	10	fc/2		fc/215	-	
				$\sim$	11	fc/2	13	fc/213	-	

Note 1: When  $\langle BRES \rangle$  (Booster circuit control) is set to "0",  $V_{DD} \ge V3 \ge V2 \ge V1 \ge V_{SS}$  should be satisfied.

When  $\langle BRES \rangle$  is set to "1", 3.6 [V]  $\geq$  V3  $\geq$  V<sub>DD</sub> should be satisfied.

If these conditions are not satisfied, it not only affects the quality of LCD display but also may damage the device due to over voltage of the port.

- Note 2: When used as the booster circuit, bias should be composed to 1/3. Therefore, do not set LCDCR<DUTY> to "10" or "11" when the booster circuit is enable.
- Note 3: Do not set SLF to "10" or "11" in SLOW1/2 modes.
- Note 4: Do not set VFSEL to "11" SLOW1/2 modes.

## 15.2.1 LCD driving methods

As for LCD driving method, 4 types can be selected by LCDCR<DUTY>. The driving method is initialized in the initial program according to the LCD used.



#### 15.2.2 Frame frequency

Frame frequency (f<sub>F</sub>) is set according to driving method and base frequency as shown in the following Table 15-1. The base frequency is selected by LCDCR<SLF> according to the frequency fc and fs of the basic clock to be used.

#### Table 15-1 Setting of LCD Frame Frequency

(a) At the sir	gle clock mode. At the d	ual clock mode (DV7Ck	< = 0).	$\langle \langle \rangle \rangle$	)			
015			Frame frequency [Hz]					
SLF	Base frequency [Hz]	1/4 Duty	1/3 Duty	1/2 Duty	Static			
00	$\frac{fc}{2^{17}}$	$\frac{fc}{2^{17}}$	$\frac{4}{3} \cdot \frac{\text{fc}}{2^{17}}$	$\frac{4}{2} \cdot \frac{fc}{2^{17}}$	(17) (2 <sup>17</sup> )			
	(fc = 8 MHz)	61	81 (7/	122	61			
01	$\frac{fc}{2^{16}}$	$\frac{fc}{2^{16}}$	$\frac{4}{3} \cdot \frac{fc}{2^{16}}$	$\frac{4}{2} \cdot \frac{fc}{2^{16}}$	<u>fc</u> 2 <sup>16</sup>			
	(fc = 8 MHz)	122	163	244	122			
	(fc = 4 MHz)	61	81	122	61			
10	<u>fc</u> 2 <sup>15</sup>	$\frac{fc}{2^{15}}$	$\frac{4}{3} \cdot \frac{\text{fc}}{2^{15}}$	$\frac{4}{2} \cdot \frac{fc}{2^{15}}$	$\frac{fc}{2^{15}}$			
	(fc = 4 MHz)	122	163	244	122			
	(fc = 2 MHz)	61	81	122	61			
11	$\frac{fc}{2^{13}}$		$\frac{4}{3} \cdot \frac{fc}{2^{13}}$	$\frac{4}{2} \cdot \frac{fc}{2^{13}}$	$\frac{fc}{2^{13}}$			
	(fc = 1 MHz)	122	163	244	122			
		^						

Note: fc: High-frequency clock [Hz]

Table 15-2

				Frame frequency [Hz]				
	SLF	Base frequency [Hz]	1/4 Duty	1/3 Duty	1/2 Duty	Static		
1	00	fs 2 <sup>9</sup>	<u>fs</u> 2 <sup>9</sup>	$\frac{4}{3} \cdot \frac{\text{fs}}{2^9}$	$\frac{4}{2} \cdot \frac{fs}{2^9}$	<u>fs</u> 2 <sup>9</sup>		
		(fs = 32.768 kHz)	64	85	128	64		
	01	<u>fs</u> 2 <sup>8</sup>	<u>fs</u> 2 <sup>8</sup>	$\frac{4}{3} \cdot \frac{\mathrm{fs}}{2^8}$	$\frac{4}{2} \cdot \frac{fs}{2^8}$	<u>fs</u> 2 <sup>8</sup>		
		(fs = 32.768 kHz)	128	171	256	128		

#### (b) At the dual clock mode (DV7CK = 1 or SYSCK = 1)

Note: fs: Low-frequency clock [Hz]

#### 15.2.3 Driving method for LCD driver

In the TMP86FM29LUG, LCD driving voltages can be generated using either an internal booster circuit or an external resistor divider. This selection is made in LCDCR<BRES>.

#### 15.2.3.1 When using the booster circuit (LCDCR<BRES>="1")

When the reference voltage is connected to the V1 pin, the booster circuit boosts the reference voltage twofold (V2) or threefold (V3) to generate the output voltages for segment/common signals. When the reference voltage is connected to the V2 pin, it is reduced to 1/2 (V1) or boosted to 3/2 (V3). When the reference voltage is connected to the V3 pin, it is reduced to 1/3 (V1) or 2/3 (V2).

LCDCR<VFSEL> is used to select the reference frequency in the booster circuit. The faster the boosting frequency, the higher the segment/common drive capability, but power consumption is increased. Conversely, the slower the boosting frequency, the lower the segment/common drive capability, but power consumption is reduced. If the drive capability is insufficient, the LCD may not be displayed clearly. Therefore, select an optimum boosting frequency for the LCD panel to be used.

shows the V3 pin current capacity and boosting frequency.

Note: When used as the booster circuit, bias should be composed to 1/3. Therefore, do not set LCDCR<DU-TY> to "10" or "11" when the booster circuit is enable (LCDCR<BRES>="1").



b) Reference pin = V2

15.2 Control



- Note 1: When the TMP86FM29LUG uses the booster circuit to drive the LCD, the power supply and capacitor for the booster circuit should be connected as shown above.
- Note 2: When the reference voltage is connected to a pin other than V1, add a capacitor between V1 and GND.
- Note 3: The connection examples shown above are different from those shown in the datasheets of the previous version. Since the above connection method enhances the boosting characteristics, it is recommended that new boards be designed using the above connection method. (Using the existing connection method does not affect LCD display.)
- Note 4: In the connection a), it guarantee -10 to 85 °C as operating temperature range.

Figure 15-3 Connection Examples When Using the Booster Circuit (LCDCR<BRES> = "1")

$\sim$ /	>				
	VFSEL	Boosting frequency	fc = 8 MHz	fc = 4 MHz	fc = 32.768 MHz
	00	fc/213 or fs/25	−80 mV/ μA	−138 mV/ μA	−76 mV/ μA
	01	fc/211 or fs/23	−24 mV/ μA	−37 mV/ μA	−23 mV/ μA
	10	fc/210 or fs/22	−19 mV/ μA	−24 mV/ μA	−18 mV/ μA
$\langle \rangle$	11 (	fc/2º	−17 mV/ μA	−19 mV/ μA	-

#### Table 15-3 V3 Pin Current Capacity and Boosting Frequency (typ.)

Note 1: The current capacity is the amount of voltage that falls per 1µA.

Note 2: The boosting frequency should be selected depending on your LCD panel.

Note 3: For the reference pin V1 or V2, a current capacity ten times larger than the above is recommended to ensure stable operation.

For example, when the boosting frequency is  $fc/2^9$  (at fc = 8 MHz), -1.7 mV/  $\mu$ A or more is recommended for the current capacity of the reference pin V1.

#### 15.2.3.2 When using an external resistor divider (LCDCR<BRES>="0")

When an external resistor divider is used, the voltage of an external power supply is divided and input on V1, V2, and V3 to generate the output voltages for segment/common signals.

The smaller the external resistor value, the higher the segment/common drive capability, but power consumption is increased. Conversely, the larger the external resistor value, the lower the segment/common drive capability, but power consumption is reduced. If the drive capability is insufficient, the LCD may not be displayed clearly. Therefore, select an optimum resistor value for the LCD panel to be used.



Figure 15-4 Connection Examples When Using an External Resistor Divider (LCDCR<BRES> = "0")

# 15.3 LCD Display Operation

### 15.3.1 Display data setting

Display data is stored to the display data area (assigned to address 0F80H to 0F8FH, 16bytes) in the DBR. The display data which are stored in the display data area is automatically read out and sent to the LCD driver by the hardware. The LCD driver generates the segment signal and common signal according to the display data and driving method. Therefore, display patterns can be changed by only over writing the contents of display data area by the program. Table 15-5 shows the correspondence between the display data area and SEG/COM pins.

LCD light when display data is "1" and turn off when "0". According to the driving method of LCD, the number of pixels which can be driven becomes different, and the number of bits in the display data area which is used to store display data also becomes different.

Therefore, the bits which are not used to store display data as well as the data buffer which corresponds to the addresses not connected to LCD can be used to store general user process data (see Table 15-4).

Note: The display data memory contents become unstable when the power supply is turned on; therefore, the display data memory should be initialized by an initiation routine.

Driving methods	Bit 7/3	Bit 6/2	Bit 5/1	Bit 4/0
1/4 Duty	COM3	COM2	COM1	COM0
1/3 Duty	-	COM2	COM1	COMO
1/2 Duty	-	-	COM1	СОМО
Static	-	-	-	СОМО

#### Table 15-4 Driving Method and Bit for Display Data

Note:-: This bit is not used for display data

#### Table 15-5 LCD Display Data Area (DBR)

Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0F80H		SE	G1			SE	G0	$\leq \langle \rangle$
0F81H		SE	G3		(77)	SE	G2	$\mathcal{I}$
0F82H		SE	G5			SE	G4	
0F83H		SE	G7	((		SE	G6	5
0F84H		SE	G9			SE	G8	$\rightarrow$
0F85H		SEG	G11		$\searrow$	SEC	310	
0F86H		SEG	613		$\supset$	SEC	<b>5</b> 12	
0F87H		SEC	615			SEC	314	
0F88H		SEG	617	$\langle \rangle$		SEC	G16	
0F89H		SEG	619	$\searrow$		SEC	G18	
0F8AH		SEG	321			SEC	G20	
0F8BH		SEC	523		$\wedge$	SEC	G22	
0F8CH		SEC	325			SEC	G24	
0F8DH		SEG	327	~	$\langle \rangle$	SEC	G26	
0F8EH		SEC	329		$\geq$	SEC	G28	
0F8FH		SEC	631	$(\overline{\alpha})$	$\sim$	SEC	G30	
	СОМЗ	COM2	COM1	COMO	СОМЗ	COM2	COM1	COM0

## 15.3.2 Blanking

Blanking is enabled when EDSP is cleared to "0".

Blanking turns off LCD through outputting a GND level to SEG/COM pin.

When in STOP mode, EDSP is cleared to "0" and automatically blanked. To redisplay ICD after exiting STOP mode, it is necessary to set EDSP back to "1".

Note: During reset, the LCD segment outputs and LCD common outputs are fixed "0" level. But the multiplex terminal of input/output port and LCD segment output becomes high impedance. Therefore, when the reset input is long remarkably, ghost problem may appear in LCD display.

# TOSHIBA

# 15.4 Control Method of LCD Driver

### 15.4.1 Initial setting

Figure 15-5 shows the flowchart of initialization.

```
Example : To operate a 1/4 duty LCD of 32 segments \times 4 com-mons at frame frequency fc/2<sup>16</sup>[Hz], and booster frequency fc/2<sup>13</sup> [Hz]
```



## 15.4.2 Store of display data

Generally, display data are prepared as fixed data in program memory (ROM) and stored in display data area by load command.

Example :To display using 1/4 duty LCD a numerical value which corresponds to the LCD data stored in data memory at address 80H (when pins COM and SEG are connected to LCD as in Figure 15-6), display data become as shown in Table 15-6.

	LD	A, (80H)
	ADD	A, TABLE-\$-7
	LD	HL, 0F80H
	LD	W, (PC + A)
	LD	(HL), W
	RET	$\sim$ (77)
		11011111B, 00000110B, 11100011B, 10100111B,
TABLE:	DB	00110110B, 10110101B,
		11110101B, 00010111B,
		11110111B, 10110111B
Note:DB	is a byte data o	difinition instruction.
		СОМО
		ŘŘ <u>ĚŤ com</u>
		ELV & SEGO
		SEG1

# Figure 15-6 Example of COM, SEG Pin Connection (1/4 Duty)

	labio					
	No.	display	Display data	No.	display	Display data
	0		TT011111	5		10110101
			00000110	6		11110101
~	2		11100011	7		00000111

Table 15-6 Example of Display Data (1/4 Duty)

No.	display	Display data	No.	display	Display data
3		10100111	8		1110111
4		00110110	9	I	10110111

Table 15-6 Example of Display Data (1/	/4 Duty)
--	----------

Example 2: Table 15-6 shows an example of display data which are displayed using 1/2 duty LCD in the same way as Table 15-7. The connection between pins COM and SEG are the same as shown in Figure 15-7.

 $\bigcirc$ 



# Figure 15-7 Example of COM, SEG Pin Connection

Number	Display data		Number	Displa	y data
Number	High order address	Low order address	Humber	High order address	Low order address
0	**01**11	**01**11	5	**11**10	**01**01
1	**00**10	**00**10	6	**11**11	**01**01
2	**10**01	**01**11	7	**01**10	**00**11
3	**10**10	**01**11	8	**11**11	**01**11
4	**11**10	**00**10	9	**11**10	**01**11

	(77)
Table 15-7	Example of Display Data (1/2 Duty)

Note:\*: Don't care

## 15.4.3 Example of LCD drive output



# TOSHIBA






# 16. Flash Memory

TMP86FM29LUG has 32768byte flash memory (address: 8000H to FFFFH). The write and erase operations to the flash memory are controlled in the following three types of mode.

- MCU mode

The flash memory is accessed by the CPU control in the MCU mode. This mode is used for software bug correction and firmware change after shipment of the device since the write operation to the flash memory is available by retaining the application behavior.

- Serial PROM mode

The flash memory is accessed by the CPU control in the serial PROM mode. Use of the serial interface (UART) enables the flash memory to be controlled by the small number of pins. TMP86FM29LUG in the serial PROM mode supports on-board programming which enables users to program flash memory after the microcontroller is mounted on a user board.

- Parallel PROM mode

The parallel PROM mode allows the flash memory to be accessed as a stand-alone flash memory by the program writer provided by the third party. High-speed access to the flash memory is available by controlling address and data signals directly. For the support of the program writer, please ask Toshiba sales representative.

In the MCU and serial PROM modes, the flash memory control register (FLSCR) is used for flash memory control. This chapter describes how to access the flash memory using the flash memory control register (FLSCR) in the MCU and serial PROM modes.

Note 1: The 'Read Protect' described by data sheet of old edition was changed into 'Security Program'.

# 16.1 Flash Memory Control

The flash memory is controlled via the flash memory control register (FLSCR) and flash memory standby control resister (FLSSTB).



- Note 1: When FSTB is set to 1, do not execute the read/write instruction to the flash memory because there is a possibility that the expected data is not read or the program is not operated correctly. If executing the read/write instruction, FSTB is initialized to 0 automatically.
- Note 2: If an interrupt is issued when FSTB is set to 1, FSTB is initialized to 0 automatically and then the vector area of the flash memory is read.
- Note 3: If the IDLE0/1/2, SLEEP0/1/2 or STOP mode is activated when FSTB is set to 1, FSTB is initialized to 0 automatically. In the IDLE0/1/2, SLEEP0/1/2 or STOP mode, the standby function operates regardless of FSTB setting.

### 16.1.1 Flash Memory Command Sequence Execution Control (FLSCR<FLSMD>)

The flash memory can be protected from inadvertent write due to program error or microcontroller misoperation. This write protection feature is realized by disabling flash memory command sequence execution via the flash memory control register (write protect). To enable command sequence execution, set FLSCR<FLSMD> to "0011B". To disable command sequence execution, set FLSCR<FLSMD> to "1100B". After reset, FLSCR<FLSMD> is initialized to "1100B" to disable command sequence execution. Normally, FLSCR<FLSMD> should be set to "1100B" except when the flash memory needs to be written or erased.

### 16.1.2 Flash Memory Standby Control (FLSSTB<FSTB>)

Low power consumption is enabled by cutting off the steady-state current of the flash memory. In the IDLE0/1/2, SLEEP0/1/2 or STOP mode, the steady-state current of the flash memory is cut off automatically.

When the program is executed in the RAM area (without accessing the flash memory) in the NORMAL 1/2 or SLOW1/2 mode, the current can be cut off by the control of the register. To cut off the steady-state current of the flash memory, set FLSSTB<FSTB> to "1" by the control program in the RAM area. The procedures for controlling the FLSSTB register are explained below.

(Steps1 and 2 are controlled by the program in the flash memory, and steps 3 through 8 are controlled by the write control program executed in the RAM area.)

# TOSHIBA

- 1. Transfer the control program of the FLSSTB register to the RAM area.
- 2. Jump to the RAM area.
- 3. Disable (DI) the interrupt master enable flag (IMF = "0").
- 4. Set FLSSTB<FSTB> to "1".
- 5. Execute the user program.
- 6. Repeat step 5 until the return request to the flash memory is detected.
- 7. Set FLSSTB<FSTB> to "0".
- 8. Jump to the flash memory area.
- Note 1: The standby function is not operated by setting FLSSTB<FSTB> with the program in the flash memory. You must set FLSSTB<FSTB> by the program in the RAM area.
- Note 2: To use the standby function by setting FLSSTB<FSTB> to "1" with the program in the RAM area, FLSSTB<FSTB> must be set to "0" by the program in the RAM area before returning the program control to the flash memory. If the program control is returned to the flash memory with FLSSTB<FSTB> set to "1", the program may malfunction and run out of control.

# 16.2 Command Sequence

The command sequence in the MCU and the serial PROM modes consists of six commands (JEDEC compatible), as shown in Table 16-1. Addresses specified in the command sequence are recognized with the lower 12 bits (excluding BA, SA, and FF7FH used for security program). The upper 4 bits are used to specify the flash memory area,

	Command Command	1st Bus W	rite Cycle	2nd Bus W	/rite Cycle	3rd Bus W	/rite Cycle	4th Bus W	/rite Cycle	5th Bus W	/rite Cycle	6th Bus W	/rite Cycle
	Command Sequence	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data
1	Byte program	555H	AAH	АААН	55H	555H	A0H	BA (Note 1)	Data (Note 1)	<u>()</u>	-	-	-
2	Sector Erase (4-kbyte Erase)	555H	AAH	АААН	55H	555H	80H	555H	AAH	АААН	55H	SA (Note 2)	30H
3	Chip Erase (All Erase)	555H	AAH	AAAH	55H	555H	80H	555H	ААН	АААН	55H	555H	10H
4	Product ID Entry	555H	AAH	AAAH	55H	555H	90H		> -	- 2	$\langle \cdot \rangle$	-	-
	Product ID Exit	ХХН	F0H	-	-	-	- ((	(/ 5)	- <	) -((	))	-	-
5	Product ID Exit	555H	AAH	AAAH	55H	555H	FOH	)	-		GD/	-	-
6	Security Program	555H	AAH	AAAH	55H	555H	A5H	FF7FH	00H	2-		-	-

#### Table 16-1 Command Sequence

Note 1: Set the address and data to be written.

Note 2: The area to be erased is specified with the upper 4 bits of the address.

#### 16.2.1 Byte Program

This command writes the flash memory for each byte unit. The addresses and data to be written are specified in the 4th bus write cycle. Each byte can be programmed in a maximum of 40  $\mu$ s. The next command sequence cannot be executed until the write operation is completed. To check the completion of the write operation, perform read operations repeatedly until the same data is read twice from the same address in the flash memory. During the write operation, any consecutive attempts to read from the same address is reversed bit 6 of the data (toggling between 0 and 1),

Note: To rewrite data to Flash memory addresses at which data (including FFH) is already written, make sure to erase the existing data by "sector erase" or "chip erase" before rewriting data.

# 16.2.2 Sector Erase (4-kbyte Erase)

This command erases the flash memory in units of 4 kbytes. The flash memory area to be erased is specified by the upper 4 bits of the 6th bus write cycle address.For example, to erase 4 kbytes from F000H to FFFFH, specify one of the addresses in F000H-FFFFH as the 6th bus write cycle. The sector erase command is effective only in the MCU and serial PROM modes, and it cannot be used in the parallel PROM mode.

A maximum of 30 ms is required to erase 4 kbytes. The next command sequence cannot be executed until the erase operation is completed. To check the completion of the erase operation, perform read operations repeatedly for data polling until the same data is read twice from the same address in the flash memory. During the erase operation, any consecutive attempts to read from the same address is reversed bit 6 of the data (toggling between 0 and 1).

### 16.2.3 Chip Erase (All Erase)

This command erases the entire flash memory in approximately 45 ms. The next command sequence cannot be executed until the erase operation is completed. To check the completion of the erase operation, perform read operations repeatedly for data polling until the same data is read twice from the same address in the flash memory. During the erase operation, any consecutive attempts to read from the same address is reversed bit 6 of the data (toggling between 0 and 1). After the chip is erased, all bytes contain FFH.

### 16.2.4 Product ID Entry

This command activates the Product ID mode. In the Product ID mode, the vendor ID, the flash ID, and the security program status can be read from the flash memory.

Address	Meaning	Read Value
F000H	Vendor ID	98H
F001H	Flash macro ID	41H
F002H	Flash size	0EH: 60 kbytes 0BH: 48 kbytes 07H: 32 kbytes 05H: 24 kbytes 03H: 16 kbytes 01H: 8 kbytes 00H: 4 kbytes
FF7FH	Security program status	FFH: Security program disabled Other than FFH: Security program enabled

Table 16-2 Values To Be Read in the Product ID Mode

Note: The value at address F002H (flash size) depends on the size of flash memory incorporated in each product. For example, if the product has 60-kbyte flash memory, "0EH" is read from address F002H.

### 16.2.5 Product ID Exit

This command is used to exit the Product ID mode.

## 16.2.6 Security Program

This command enables the read protection setting in the flash memory. When the security program is enabled, the flash memory cannot be read in the parallel PROM mode. In the serial PROM mode, the flash write and RAM loader commands cannot be executed.

To disable the security program setting, it is necessary to execute the chip erase command sequence. Whether or not the security program is enabled can be checked by reading FF7FH in the Product ID mode. For details, see Table 16-2.

It takes a maximum of 40  $\mu$ s to set security program in the flash memory. The next command sequence cannot be executed until this operation is completed. To check the completion of the security program operation, perform read operations repeatedly for data polling until the same data is read twice from the same address in the flash memory. During the security program operation, any attempts to read from the same address is reversed bit 6 of the data (toggling between 0 and 1).

# 16.3 Toggle Bit (D6)

After the byte program, chip erase, and security program command sequence is executed, any consecutive attempts to read from the same address is reversed bit 6 (D6) of the data (toggling between 0 and 1) until the operation is completed. Therefore, this toggle bit provides a software mechanism to check the completion of each operation. Usually perform read operations repeatedly for data polling until the same data is read twice from the same address in the flash memory. After the byte program, chip erase, or security program command sequence is executed, the initial read of the toggle bit always produces a "1".

## 16.4 Access to the Flash Memory Area

When the write, erase and security program are set in the flash memory, read and fetch operations cannot be performed in the entire flash memory area. Therefore, to perform these operations in the entire flash memory area, access to the flash memory area by the control program in the BOOTROM or RAM area. (The flash memory.) The serial PROM or MCU mode is used to run the control program in the BOOT-ROM or RAM area.

- Note 1: The flash memory can be written or read for each byte unit. Erase operations can be performed either in the entire area or in units of 4 kbytes, whereas read operations can be performed by an one transfer instruction. However, the command sequence method is adopted for write and erase operations, requiring several-byte transfer instructions for each operation.
- Note 2: To rewrite data to Flash memory addresses at which data (including FFH) is already written, make sure to erase the existing data by "sector erase" or "chip erase" before rewriting data.

#### 16.4.1 Flash Memory Control in the Serial PROM Mode

The serial PROM mode is used to access to the flash memory by the control program provided in the BOOT-ROM area. Since almost of all operations relating to access to the flash memory can be controlled simply by the communication data of the serial interface (UART), these functions are transparent to the user. For the details of the serial PROM mode, see "Serial PROM Mode."

To access to the flash memory by using peripheral functions in the serial PROM mode, run the RAM loader command to execute the control program in the RAM area. The procedures to execute the control program in the RAM area is shown in "16.4.1.1 How to write to the flash memory by executing the control program in the RAM area (in the RAM loader mode within the serial PROM mode)".

# 16.4.1.1 How to write to the flash memory by executing the control program in the RAM area (in the RAM loader mode within the serial PROM mode)

(Steps 1 and 2 are controlled by the BOOTROM, and steps 3 through 9 are controlled by the control program executed in the RAM area.)

- 1. Transfer the write control program to the RAM area in the RAM loader mode.
- 2. Jump to the RAM area.
- 3. Disable (DI) the interrupt master enable flag (IMF  $\leftarrow$  "0").
- 4. Set FLSCR<FLSMD> to "0011B" (to enable command sequence execution).
- 5. Execute the erase command sequence.
- 6. Read the same flash memory address twice.
  - (Repeat step 6 until the same data is read by two consecutive reads operations.)
- 7. Execute the write command sequence.
- 8. Read the same flash memory address twice.

(Repeat step 8 until the same data is read by two consecutive reads operations.)

- Set FLSCR<FLSMD> to "1100B" (to disable command sequence execution).
- Note 1: Before writing to the flash memory in the RAM area, disable interrupts by setting the interrupt master enable flag (IMF) to "0". Usually disable interrupts by executing the DI instruction at the head of the write control program in the RAM area.
- Note 2: Since the watchdog timer is disabled by the BOOTROM in the RAM loader mode, it is not required to disable the watchdog timer by the RAM loader program.

ipie .Aiter enip era	sure, the pre		writes data 3FH to address F000H.
	DI		: Disable interrupts (IMF-"0")
	LD	(FLSCR),00111000B	: Enable command sequence execution.
	LD	IX,0F555H	
	LD	IY,0FAAAH	$\sim$
	LD	HL,0F000H	
; #### Flash Me	mory Chip erase	e Process ####	
	LD	(IX),0AAH	: 1st bus write cycle
	LD	(IY),55H	: 2nd bus write cycle
	LD	(IX),80H	: 3rd bus write cycle
	LD	(IX),0AAH	: 4th bus write cycle
	LD	(IY),55H	: 5th bus write cycle
	LD	(IX),10H	: 6th bus write cycle
sLOOP1:	LD	W,(HL)	
	CMP	W,(HL)	(7)
	JR	NZ,sLOOP1	: Loop until the same value is read.
; #### Flash Me	mory Write Proc	cess ####	
	LD	(IX),0AAH	: 1st bus write cycle
	LD	(IY),55H	: 2nd bus write cycle
	LD	(IX),0A0H	: 3rd bus write cycle
	LD	(HL),3FH	: 4th bus write cycle, (F000H)=3FH
sLOOP2:	LD	W,(HL)	
	CMP	W,(HL)	> $($ $))$
	JR	NZ,sLOOP2	: Loop until the same value is read.
	LD	(FLSCR),11001000B	: Disable command sequence execution.
sLOOP3:	JP	sLOOP3	

Example :After chip erasure, the program in the RAM area writes data 3FH to address F000H.

#### 16.4.2 Flash Memory Control in the MCU mode

In the MCU mode, write operations are performed by executing the control program in the RAM area. Before execution of the control program, copy the control program into the RAM area or obtain it from the external using the communication pin. The procedures to execute the control program in the RAM area in the MCU mode are described below.

# 16.4.2.1 How to write to the flash memory by executing a user write control program in the RAM area (in the MCU mode)

(Steps 1 and 2 are controlled by the program in the flash memory, and steps 3 through 11 are controlled by the control program in the RAM area.)

- 1. Transfer the write control program to the RAM area.
- 2. Jump to the RAM area.
- 3. Disable (DI) the interrupt master enable flag (IMF+"0")
- 4. Disable the watchdog timer, if it is used.
- 5. Set FLSCR<FLSMD> to "0011B" (to enable command sequence execution).
- 6. Execute the erase command sequence.
- 7. Read the same flash memory address twice.

(Repeat step 7 until the same data is read by two consecutive read operations.)

- 8. Execute the write command sequence.
- 9. Read the same flash memory address twice.

(Repeat step 9 until the same data is read by two consecutive read operations.)

- 10. Set FLSCR<FLSMD> to "1100B" (to disable command sequence execution).
- 11. Jump to the flash memory area.
- Note 1: Before writing to the flash memory in the RAM area, disable interrupts by setting the interrupt master enable flag (IMF) to "0". Usually disable interrupts by executing the DI instruction at the head of the write control program in the RAM area.
- Note 2: When writing to the flash memory, do not intentionally use non-maskable interrupts (the watchdog timer must be disabled if it is used). If a non-maskable interrupt occurs while the flash memory is being written, unexpected data is read from the flash memory (interrupt vector), resulting in malfunction of the micro-controller.

Example : After sector erasure (E000H-EFFFH), the program in the RAM area writes data 3FH to address E000H.

	DI		: Disable interrupts (IMF-"0")
	LD	(WDTCR2),4EH	: Clear the WDT binary counter.
	LDW	(WDTCR1),0B101H	: Disable the WDT.
	LD	(FLSCR),00111000B	: Enable command sequence execution.
	LD	IX,0F555H	
	LD	IY,0FAAAH	$\langle () \rangle$
	LD	HL,0E000H	
; #### Flash Me	emory Sector E	rase Process ####	$\sim$ ( $//$ $\sim$ )
	LD	(IX),0AAH	: 1st bus write cycle
	LD	(IY),55H	: 2nd bus write cycle
	LD	(IX),80H	: 3rd bus write cycle
	LD	(IX),0AAH	: 4th bus write cycle
	LD	(IY),55H	: 5th bus write cycle
	LD	(HL),30H	: 6th bus write cycle
sLOOP1:	LD	W,(HL)	
	CMP	W,(HL)	
	JR	NZ,sLOOP1	: Loop until the same value is read.
; #### Flash Me	emory Write Pro	ocess ####	
	LD	(IX),0AAH	:1st bus write cycle
	LD	(IY),55H	: 2nd bus write cycle
	LD	(IX),0A0H	3rd bus write cycle
	LD	(HL),3FH	: 4th bus write cycle, (E000H)=3FH
sLOOP2:	LD	W,(HL)	
	CMP	W,(HL)	$\sim$
	JR	NZ,sLOOP2	: Loop until the same value is read.
	LD	(FLSCR),11001000B	: Disable command sequence execution.
	JP	XXXXH	: Jump to the flash memory area.
			(7/5)

Example : This write control program reads data from address F000H and stores it to 98H in the RAM area.



: Read data from address F000H.

: Store data to address 98H.

# 17. Serial PROM Mode

## 17.1 Outline

The TMP86FM29LUG has a 2048 byte BOOTROM (Mask ROM) for programming to flash memory. The BOOT-ROM is available in the serial PROM mode, and controlled by TEST, BOOT and RESET pins. Communication is performed via UART. The serial PROM mode has seven types of operating mode: Flash memory writing, RAM loader, Flash memory SUM output, Product ID code output, Flash memory status output, Flash memory erasing and Flash memory security program setting. Memory address mapping in the serial PROM mode differs from that in the MCU mode. Figure 17-1 shows memory address mapping in the serial PROM mode.

Table 17-1 Operating Range in the Serial PROM Mode

Parameter	Min	Max	Unit
Power supply	2.7	3.6	
High frequency (Note)	2	8	MHz

Note: Though included in above operating range, some of high frequencies are not supported in the serial PROM mode. For details, refer to "".

# 17.2 Memory Mapping

The Figure 17-1 shows memory mapping in the Serial PROM mode and MCU mode.

In the serial PROM mode, the BOOTROM (Mask ROM) is mapped in addresses from 7800H to 7FFFH.



Figure 17-1 Memory Address Maps

# 17.3 Serial PROM Mode Setting

### 17.3.1 Serial PROM Mode Control Pins

To execute on-board programming, activate the serial PROM mode. Table 17-2 shows pin setting to activate the serial PROM mode.

High

High

Table 17-2 Serial PROM Mode Setting					
Pin	Setting				

Note: The BOOT pin is shared with the UART communication pin (RXD pin) in the serial PROM mode. This pin is used as UART communication pin after activating serial PROM mode

TEST pin

BOOT/RXD pin

RESET pin

#### 17.3.2 Pin Function

In the serial PROM mode, TXD (P16) and RXD (P15) are used as a serial interface pin.

Table 17-3 Pin Function in the Serial PROM Mode

Pin Name (Serial PROM Mode)	Input/ Output	Function	Pin Name (MCU Mode)			
TXD	Output	Serial data output	P16			
BOOT/RXD	Input/In- put	Serial PROM mode control/Serial data input (Note 1)	P15			
RESET	Input	Serial PROM mode control	RESET			
TEST	Input	P Fixed to high	TEST			
VDD, AVDD	Power supply	2.7 to 3.6V				
vss	Power supply	0 V				
VAREF	Power supply	Leave open or apply input reference voltage.				
I/O ports except P16, P15	1/0	These ports are in the high-impedance state in the serial PROM mode. The input level is fixed to the port inputs with a hardware feature to prevent overlap current. (The port inputs are invalid.) To make the port inputs valid, set the pin of the SPCR register to "1" by the RAM loader control program.				
COM3 ~ COM0	Output	Low output in the serial PROM mode				
SEG7 ~ SEG0	Output	Low output in the serial PROM mode				
C0,C1,V3 to V1	-	Connect to a capacitor (resistance), or leave open.				
XIN	Input	Self-oscillate with an oscillator. (Note 2)				
XOUT	Output					

Note 1: During on-board programming with other parts mounted on a user board, be careful no to affect these communication control pins.

Note 2: Operating range of high frequency in serial PROM mode is 2 MHz to 8 MHz.



### Figure 17-3 Example Connection for On-Board Writing

Note 1: When other parts on the application board effect the UART communication in the serial PROM mode, isolate these pins by a jumper or switch.

RC power-on

External control board

reset circuit

, GND

- Note 2: When the reset control circuit on the application board effects activation of the serial PROM mode, isolate the pin by a jumper or switch.
- Note 3: For connection of other pins, refer to "Table 17-3 Pin Function in the Serial PROM Mode".

(Note 1)

RESET

Application board

XOUT

### 17.3.4 Activating the Serial PROM Mode

The following is a procedure to activate the serial PROM mode. "Figure 17-4 Serial PROM Mode Timing" shows a serial PROM mode timing.

- 1. Supply power to the VDD pin.
- 2. Set the  $\overline{\text{RESET}}$  pin to low.
- 3. Set the TEST pin and BOOT/RXD pins to high.
- 4. Wait until the power supply and clock oscillation stabilize.
- 5. Set the  $\overline{\text{RESET}}$  pin to high.
- 6. Input the matching data (5AH) to the BOOT/RXD pin after setup sequence. For details of the setup timing, refer to "17.16 UART Timing".



# 17.4 Interface Specifications for UART

The following shows the UART communication format used in the serial PROM mode.

To perform on-board programming, the communication format of the write controller must also be set in the same manner.

The default baud rate is 9600 bps regardless of operating frequency of the microcontroller. The baud rate can be modified by transmitting the baud rate modification data shown in to TMP86FM29LUG. The shows an operating frequency and baud rate. The frequencies which are not described in can not be used.

- Baud rate (Default): 9600 bps
- Data length: 8 bits
- Parity addition: None
- Stop bit: 1 bit

#### Table 17-4 Baud Rate Modification Data

Baud rate modification data         05H         06H         07H         0AH         18H         28H           Baud rate (bps)         62500         57600         38400         31250         19200         9600				$\langle \bigcirc \rangle$			
Baud rate (bps) 62500 57600 38400 31250 19200 9600	Baud rate modification data	05H	06H	07H	0AH	18H (	28H
	Baud rate (bps)	62500	57600	38400	31250	19200	9600

#### Table 17-5 Operating Frequency and Baud Rate in the Serial PROM Mode

	Reference Baud Rate (bps)		62500		576	500	∕ <sub>384</sub>	400	312	250)	192	200	96	00
(Note 3)	Baud Rate	Modification Da- ta	05	БН	06	)H	07	и	0A	н	18	3H	28	Η
(11010-0)	Ref. Fre- quency (MHz)	Rating (MHz)	Baud rate (bps)	(%)	(bps)	(%)	(bps)	(%)	(bps)	(%)	(bps)	(%)	(bps)	(%)
1	2	1.91 to 2.10	-	((-	))-	-	$\sim$	<u> </u>	-	-	-	-	9615	+0.16
2	4	3.82 to 4.19	((		<i>У</i> -	-	7-	$ \rangle$	31250	0.00	19231	+0.16	9615	+0.16
2	4.19	3.82 to 4.19	(-(//	<u>_</u>	-	-		<u>}-</u>	32734	+4.75	20144	+4.92	10072	+4.92
2	4.9152	4.70 to 5.16	$\overline{)}$	$\mathcal{D}$	-	- { ( )	38400	0.00	-	-	19200	0.00	9600	0.00
3	5	4.70 to 5.16		7 -	-		39063	+1.73	-	-	19531	+1.73	9766	+1.73
	6	5.87 to 6.45	-		-	ŀ	) -	-	-	-	-	-	9375	-2.34
4	6.144	5.87 to 6.45	>-	-	X	-	7 -	-	-	-	-	-	9600	0.00
5	7.3728	7.05 to 7.74		-	57600	0.00	-	-	-	-	19200	0.00	9600	0.00
6	8	7.64 to 8.39	62500	0.00	-	<u> </u>	38462	+0.16	31250	0.00	19231	+0.16	9615	+0.16

Note 1: "Ref. Frequency" and "Rating" show frequencies available in the serial PROM mode. Though the frequency is supported in the serial PROM mode, the serial PROM mode may not be activated correctly due to the frequency difference in the external controller (such as personal computer) and oscillator, and load capacitance of communication pins.

Note 2: It is recommended that the total frequency difference is within ±3% so that auto detection is performed correctly by the reference frequency.

Note 3: The external controller must transmit the matching data (5AH) repeatedly till the auto detection of baud rate is performed. This number indicates the number of times the matching data is transmitted for each frequency.

# 17.5 Operation Command

The eight commands shown in Table 17-6 are used in the serial PROM mode. After reset release, the TMP86FM29LUG waits for the matching data (5AH).

Command Data	Operating Mode	Description
5AH	Setup	Matching data. Execute this command after releasing the reset.
F0H	Flash memory erasing	Erases the flash memory area (address 8000H to FFFFH).
30H	Flash memory writing	Writes to the flash memory area (address 8000H to FFFFH).
60H	RAM loader	Writes to the specified RAM area (address 0050H to 063FH).
90H	Flash memory SUM output	Outputs the 2-byte checksum upper byte and lower byte in this order for the entire area of the flash memory (address 8000H to FFFFH).
C0H	Product ID code output	Outputs the product ID code (13-byte data).
СЗН	Flash memory status output	Outputs the status code (7-byte data) such as the security program condition.
FAH	Flash memory security program setting	Enables the security program.

## 17.6 Operation Mode

The serial PROM mode has seven types of modes, that are (1) Flash memory erasing, (2) Flash memory writing, (3) RAM loader, (4) Flash memory SUM output, (5) Product ID code output, (6) Flash memory status output and (7) Flash memory security program setting modes. Description of each mode is shown below.

1. Flash memory erasing mode

The flash memory is erased by the chip erase (erasing an entire flash area) or sector erase (erasing sectors in 4-kbyte units). The erased area is filled with FFH. When the security program is enabled, the sector erase in the flash erasing mode can not be performed. To disable the security program, perform the chip erase. Before erasing the flash memory, TMP86FM29LUG checks the passwords except a blank product. If the password is not matched, the flash memory erasing mode is not activated.

2. Flash memory writing mode

Data is written to the specified flash memory address for each byte unit. The external controller must transmit the write data in the Intel Hex format (Binary). If no error is encountered till the end record, TMP86FM29LUG calculates the checksum for the entire flash memory area (8000H to FFFFH), and returns the obtained result to the external controller. When the security program is enabled, the flash memory writing mode is not activated. In this case, perform the chip erase command beforehand in the flash memory erasing mode. Before activating the flash memory writing mode, TMP86FM29LUG checks the password except a blank product. If the password is not matched, flash memory writing mode is not activated.

3. RAM loader mode

The RAM loader transfers the data in Intel Hex format sent from the external controller to the internal RAM. When the transfer is completed normally, the RAM loader calculates the checksum. After transmitting the results, the RAM loader jumps to the RAM address specified with the first data record in order to execute the user program. When the security program is enabled, the RAM loader mode is not activated. In this case, perform the chip erase beforehand in the flash memory erasing mode. Before activating the RAM loader mode, TMP86FM29LUG checks the password except a blank product. If the password is not matched, flash RAM loader mode is not activated.

4. Flash memory SUM output mode

The checksum is calculated for the entire flash memory area (8000H to FFFFH), and the result is returned to the external controller. Since the BOOTROM does not support the operation command to read the flash memory, use this checksum to identify programs when managing revisions of application programs.

5. Product ID code output

The code used to identify the product is output. The code to be output consists of 13-byte data, which includes the information indicating the area of the ROM incorporated in the product. The external controller reads this code, and recognizes the product to write.

(In the case of TMP86FM29LUG, the addresses from 8000H to FFFFH become the ROM area.)

6. Flash memory status output mode

The status of the area from FFE0H to FFFFH, and the security program condition are output as 7-byte code. The external controller reads this code to recognize the flash memory status.

7. Flash memory security program setting mode

This mode disables reading the flash memory data in parallel PROM mode. In the serial PROM mode, the flash memory writing and RAM loader modes are disabled. To disable the flash memory security program, perform the chip erase in the flash memory erasing mode.

# 17.6.1 Flash Memory Erasing Mode (Operating command: F0H)

Table 17-7 shows the flash memory erasing mode.

Table 17-7 Flash Memory Erasing Mode

	Transfer Byte	Transfer Data from the External Controller to TMP86FM29LUG	Baud Rate	Transfer Data from TMP86FM29LUG to the External Controller
	1st byte 2nd byte	Matching data (5AH) -	9600 bps 9600 bps	- (Automatic baud rate adjustment) OK: Echo back data (5AH) Error: No data transmitted
	3rd byte 4th byte	Baud rate change data () -	9600 bps 9600 bps	- OK: Echo back data Error: A1H × 3, A3H × 3, 62H × 3 (Note 1)
	5th byte 6th byte	Operation command data (F0H) -	Modified baud rate	- OK: Echo back data (F0H) Error: A1H × 3, A3H × 3, 63H × 3 (Note 1)
	7th byte 8th byte	Password count storage address bit 15 to 08 (Note 4, 5)	Modified baud rate Modified baud rate	- OK: Nothing transmitted Error: Nothing transmitted
	9th byte 10th byte	Password count storage address bit 07 to 00 (Note 4, 5)	Modified baud rate Modified baud rate	OK: Nothing transmitted Error: Nothing transmitted
BOOT ROM	11th byte 12th byte	Password comparison start address bit 15 to 08 (Note 4, 5)	Modified baud rate Modified baud rate	OK: Nothing transmitted Error: Nothing transmitted
	13th byte 14th byte	Password comparison start address bit 07 to 00 (Note 4, 5)	Modified baud rate Modified baud rate	- OK: Nothing transmitted Error: Nothing transmitted
	15th byte : m'th byte	Password string (Note 4, 5)	Modified baud rate	- OK: Nothing transmitted Error: Nothing transmitted
	n'th - 2 byte	Erase area specification (Note 2)	Modified baud rate	-
	n'th - 1 byte		Modified baud rate	OK: Checksum (Upper byte) (Note 3) Error: Nothing transmitted
	n'th byte		Modified baud rate	OK: Checksum (Lower byte) (Note 3) Error: Nothing transmitted
	n'th + 1 byte	(Wait for the next operation command data)	Modified baud rate	-

Note 1: " $xxH \times 3$ " indicates that the device enters the halt condition after transmitting 3 bytes of xxh.

Note 2: Refer to "17.13 Specifying the Erasure Area".

Note 3: Refer to "17.8 Checksum (SUM)".

Note 4: Refer to "17.10 Passwords".

Note 5: Do not transmit the password string for a blank product.

Note 6: When a password error occurs, TMP86FM29LUG stops UART communication and enters the halt mode. Therefore, when a password error occurs, initialize TMP86FM29LUG by the RESET pin and reactivate the serial PROM mode.

Note 7: If an error occurs during transfer of a password address or a password string, TMP86FM29LUG stops UART communication and enters the halt condition. Therefore, when a password error occurs, initialize TMP86FM29LUG by the RESET pin and reactivate the serial PROM mode. Description of the flash memory erasing mode

- 1. The 1st through 4th bytes of the transmitted and received data contain the same data as in the flash memory writing mode.
- 2. The 5th byte of the received data contains the command data in the flash memory erasing mode (F0H).
- 3. When the 5th byte of the received data contains the operation command data shown in Table 17-6, the device echoes back the value which is the same data in the 6th byte position of the received data (in this case, F0H). If the 5th byte of the received data does not contain the operation command data, the device enters the halt condition after sending 3 bytes of the operation command error code (63H).
- 4. The 7th thorough m'th bytes of the transmitted and received data contain the same data as in the flash memory writing mode. In the case of a blank product, do not transmit a password string. (Do not transmit a dummy password string.)
- 5. The n'th 2 byte contains the erasure area specification data. The upper 4 bits and lower 4 bits specify the start address and end address of the erasure area, respectively. For the detailed description, see "17.13 Specifying the Erasure Area".
- 6. The n'th 1 byte and n'th byte contain the upper and lower bytes of the checksum, respectively. For how to calculate the checksum, refer to "17.8 Checksum (SUM)". Checksum is calculated unless a receiving error or Intel Hex format error occurs. After sending the end record, the external controller judges whether the transmission is completed correctly by receiving the checksum sent by the device.
- 7. After sending the checksum, the device waits for the next operation command data.

### 17.6.2 Flash Memory Writing Mode (Operation command: 30H)

Table 17-8 shows flash memory writing mode process.

Table 17-8 Flash Memory Writing Mode Process

	Transfer Byte	Transfer Data from External Controller to TMP86FM29LUG	Baud Rate	Transfer Data from TMP86FM29LUG to External Controller
	1st byte 2nd byte	Matching data (5Ah) -	9600 bps 9600 bps	<ul> <li>(Automatic baud rate adjustment)</li> <li>OK: Echo back data (5AH)</li> <li>Error: Nothing transmitted</li> </ul>
	3rd byte 4th byte	Baud rate modification data (See ) -	9600 bps 9600 bps	- OK: Echo back data Error: A1H × 3, A3H × 3, 62H × 3 (Note 1)
	5th byte 6th byte	Operation command data (30H) -	Modified baud rate Modified baud rate	- OK: Echo back data (30H) Error: A1H × 3, A3H × 3, 63H × 3 (Note 1)
	7th byte 8th byte	Password count storage address bit 15 to 08 (Note 4)	Modified baud rate	- OK: Nothing transmitted Error: Nothing transmitted
	9th byte 10th byte	Password count storage address bit 07 to 00 (Note 4)	Modified baud rate	- OK: Nothing transmitted Error: Nothing transmitted
BOOT ROM	11th byte 12th byte	Password comparison start address bit 15 to 08 (Note 4)	Modified baud rate	OK: Nothing transmitted Error: Nothing transmitted
	13th bytePassword comparison star14th byte07 to 00 (Note 4)	Password comparison start address bit 07 to 00 (Note 4)	Modified baud rate	- OK: Nothing transmitted Error: Nothing transmitted
	15th byte : m'th byte	Password string (Note 5)	Modified baud rate	- OK: Nothing transmitted Error: Nothing transmitted
	m'th + 1 byte : n'th - 2 byte	Intel Hex format (binary) (Note 2)	Modified baud rate	-
	n'th - 1 byte	-	Modified baud rate	OK: SUM (Upper byte) (Note 3) Error: Nothing transmitted
	n'th byte	e al	Modified baud rate	OK: SUM (Lower byte) (Note 3) Error: Nothing transmitted
	n'th + 1 byte	(Wait state for the next operation com- mand data)	Modified baud rate	-

Note 1: "xxH × 3" indicates that the device enters the halt condition after sending 3 bytes of xxH. For details, refer to "17.7 Error Code".

Note 2: Refer to "17.9 Intel Hex Format (Binary)".

Note 3: Refer to "17.8 Checksum (SUM)".

- Note 4: Refer to "17.10 Passwords".
- Note 5: If addresses from FFE0H to FFFFH are filled with "FFH", the passwords are not compared because the device is considered as a blank product. Transmitting a password string is not required. Even in the case of a blank product, it is required to specify the password count storage address and the password comparison start address. Transmit these data from the external controller. If a password error occurs due to incorrect password count storage address or password comparison start address, TMP86FM29LUG stops UART communication and enters the halt condition. Therefore, when a password error occurs, initialize TMP86FM29LUG by the RESET pin and reactivate the serial ROM mode.
- Note 6: If the security program is enabled or a password error occurs, TMP86FM29LUG stops UART communication and enters the halt condition. In this case, initialize TMP86FM29LUG by the RESET pin and reactivate the serial ROM mode.

# TOSHIBA

- Note 7: If an error occurs during the reception of a password address or a password string, TMP86FM29LUG stops UART communication and enters the halt condition. In this case, initialize TMP86FM29LUG by the RESET pin and reactivate the serial PROM mode.
- Note 8: Do not write only the address from FFE0H to FFFFH when all flash memory data is the same. If only these area are written, the subsequent operation can not be executed due to password error.
- Note 9: To rewrite data to Flash memory addresses at which data (including FFH) is already written, make sure to erase the existing data by "sector erase" or "chip erase" before rewriting data.

Description of the flash memory writing mode

- 1. The 1st byte of the received data contains the matching data. When the serial PROM mode is activated, TMP86FM29LUG (hereafter called device), waits to receive the matching data (5AH). Upon reception of the matching data, the device automatically adjusts the UART's initial baud rate to 9600 bps.
- 2. When receiving the matching data (5AH), the device transmits an echo back data (5AH) as the second byte data to the external controller. If the device can not recognize the matching data, it does not transmit the echo back data and waits for the matching data again with automatic baud rate adjustment. Therefore, the external controller should transmit the matching data repeatedly till the device transmits an echo back data. The transmission repetition count varies depending on the frequency of device. For details, refer to .
- 3. The 3rd byte of the received data contains the baud rate modification data. The five types of baud rate modification data shown in are available. Even if baud rate is not modified, the external controller should transmit the initial baud rate data (28H: 9600 bps).
- 4. Only when the 3rd byte of the received data contains the baud rate modification data corresponding to the device's operating frequency, the device echoes back data the value which is the same data in the 4th byte position of the received data. After the echo back data is transmitted, baud rate modification becomes effective. If the 3rd byte of the received data does not contain the baud rate modification data, the device enters the halts condition after sending 3 bytes of baud rate modification error code (62H).
- 5. The 5th byte of the received data contains the command data (30H) to write the flash memory.
- 6. When the 5th byte of the received data contains the operation command data shown in Table 17-6, the device echoes back the value which is the same data in the 6th byte position of the received data (in this case, 30H). If the 5th byte of the received data does not contain the operation command data, the device enters the halt condition after sending 3 bytes of the operation command error code (63H).
- 7. The 7th byte contains the data for 15 to 8 bits of the password count storage address. When the data received with the 7th byte has no receiving error, the device does not send any data. If a receiving error or password error occurs, the device does not send any data and enters the halt condition.
- 8. The 9th byte contains the data for 7 to 0 bits of the password count storage address. When the data received with the 9th byte has no receiving error, the device does not send any data. If a receiving error or password error occurs, the device does not send any data and enters the halt condition.
- 9. The 11th byte contains the data for 15 to 8 bits of the password comparison start address. When the data received with the 11th byte has no receiving error, the device does not send any data. If a receiving error or password error occurs, the device does not send any data and enters the halt condition.
- 10. The 13th byte contains the data for 7 to 0 bits of the password comparison start address. When the data received with the 13th byte has no receiving error, the device does not send any data. If a receiving error or password error occurs, the device does not send any data and enters the halt condition.
- 11. The 15th through m'th bytes contain the password data. The number of passwords becomes the data (N) stored in the password count storage address. The external password data is compared with N-byte data from the address specified by the password comparison start address. The external controller should send N-byte password data to the device. If the passwords do not match, the device enters the halt condition without returning an error code to the external controller. If the addresses from FFE0H to FFFFH are filled with "FFH", the passwords are not compared because the device is considered as a blank product.
- 12. The m'th + 1 through n'th 2 bytes of the received data contain the binary data in the Intel Hex format. No received data is echoed back to the external controller. After receiving the start mark (3AH for ":") in the Intel Hex format, the device starts data record reception. Therefore, the received data except 3AH is ignored until the start mark is received. After receiving the start mark, the device receives the data record, that consists of data length, address, record type, write data and checksum. Since the device

starts checksum calculation after receiving an end record, the external controller should wait for the checksum after sending the end record. If a receiving error or Intel Hex format error occurs, the device enters the halts condition without returning an error code to the external controller.

- 13. The n'th 1 and n'th bytes contain the checksum upper and lower bytes. For details on how to calculate the SUM, refer to "17.8 Checksum (SUM)". The checksum is calculated only when the end record is detected and no receiving error or Intel Hex format error occurs. After sending the end record, the external controller judges whether the transmission is completed correctly by receiving the checksum sent by the device.
- 14. After transmitting the checksum, the device waits for the next operation command data.

## 17.6.3 RAM Loader Mode (Operation Command: 60H)

Table 17-9 shows RAM loader mode process.

Table 17-9 RAM Loader Mode Process

7				
	Transfer Bytes	Transfer Data from External Controller to TMP86FM29LUG	Baud Rate	Transfer Data from TMP86FM29LUG to External Controller
	1st byte 2nd byte	Matching data (5AH) -	9600 bps 9600 bps	- (Automatic baud rate adjustment) OK: Echo back data (5AH) Error: Nothing transmitted
	3rd byte 4th byte	Baud rate modification data (See ) -	9600 bps 9600 bps	OK: Echo back data Error: A1H × 3, A3H × 3, 62H × 3 (Note 1)
	5th byte 6th byte	Operation command data (60H) -	Modified baud rate Modified baud rate	- OK: Echo back data (60H) Error: A1H × 3, A3H × 3, 63H × 3 (Note 1)
	7th byte 8th byte	Password count storage address bit 15 to 08 (Note 4)	Modified baud rate	OK: Nothing transmitted Error: Nothing transmitted
DOOT	9th byte 10th byte	Password count storage address bit 07 to 00 (Note 4)	Modified baud rate	OK: Nothing transmitted Error: Nothing transmitted
BOOT ROM	11th byte 12th byte	Password comparison start address bit 15 to 08 (Note 4)	Modified baud rate	- OK: Nothing transmitted Error: Nothing transmitted
	13th byte 14th byte	Password comparison start address bit 07 to 00 (Note 4)	Modified baud rate	- OK: Nothing transmitted Error: Nothing transmitted
	15th byte : m'th byte	Password string (Note 5)	Modified baud rate	- OK: Nothing transmitted
			$\langle \mathcal{D} \rangle$	Error: Nothing transmitted
	m'th + 1 byte	Intel Hex format (Binary) (Note 2)	Modified baud rate	-
	n'th - 2 byte		Modified baud rate	-
	n'th - 1 byte		Modified baud rate	OK: SUM (Upper byte) (Note 3) Error: Nothing transmitted
2	n'th byte		Modified baud rate	OK: SUM (Lower byte) (Note 3) Error: Nothing transmitted
RAM		The program jumps to the start address	of RAM in which the first transfe	erred data is written.

Note 1: "xxH × 3" indicates that the device enters the halt condition after sending 3 bytes of xxH. For details, refer to "17.7 Error Code".

Note 2: Refer to "17.9 Intel Hex Format (Binary)".

Note 3: Refer to "17.8 Checksum (SUM)".

- Note 4: Refer to "17.10 Passwords".
- Note 5: If addresses from FFE0H to FFFFH are filled with "FFH", the passwords are not compared because the device is considered as a blank product. Transmitting a password string is not required. Even in the case of a blank product, it is required to specify the password count storage address and the password comparison start address. Transmit these data from the external controller. If a password error occurs due to incorrect password count storage address or password comparison start address, TMP86FM29LUG stops UART communication and enters the halt condition. Therefore, when a password error occurs, initialize TMP86FM29LUG by the RESET pin and reactivate the serial ROM mode.
- Note 6: After transmitting a password string, the external controller must not transmit only an end record. If receiving an end record after a password string, the device may not operate correctly.
- Note 7: If the security program is enabled or a password error occurs, TMP86FM29LUG stops UART communication and enters the halt condition. In this case, initialize TMP86FM29LUG by the RESET pin and reactivate the serial PROM mode.

- Note 8: If an error occurs during the reception of a password address or a password string, TMP86FM29LUG stops UART communication and enters the halt condition. In this case, initialize TMP86FM29LUG by the RESET pin and reactivate the serial PROM mode.
- Note 9: To rewrite data to Flash memory addresses at which data (including FFH) is already written, make sure to erase the existing data by "sector erase" or "chip erase" before rewriting data.

Description of RAM loader mode

- 1. The 1st through 4th bytes of the transmitted and received data contains the same data as in the flash memory writing mode.
- 2. In the 5th byte of the received data contains the RAM loader command data (60H).
- 3. When the 5th byte of the received data contains the operation command data shown in Table 17-6, the device echoes back the value which is the same data in the 6th byte position (in this case, 60H). If the 5th byte does not contain the operation command data, the device enters the halt condition after sending 3 bytes of operation command error code (63H).
- 4. The 7th through m'th bytes of the transmitted and received data contain the same data as in the flash memory writing mode.
- 5. The m'th + 1 through n'th 2 bytes of the received data contain the binary data in the Intel Hex format. No received data is echoed back to the external controller. After receiving the start mark (3AH for ":") in the Intel Hex format, the device starts data record reception. Therefore, the received data except 3AH is ignored until the start mark is received. After receiving the start mark, the device receives the data record, that consists of data length, address, record type, write data and checksum. The writing data of the data record is written into RAM specified by address. Since the device starts checksum calculation after receiving an end record, the external controller should wait for the checksum after sending the end record. If a receiving error or Intel Hex format error occurs, the device enters the halts condition without returning an error code to the external controller.
- 6. The n'th 1 and n'th bytes contain the checksum upper and lower bytes. For details on how to calculate the SUM, refer to "17.8 Checksum (SUM)". The checksum is calculated only when the end record is detected and no receiving error or Intel Hex format error occurs. After sending the end record, the external controller judges whether the transmission is completed correctly by receiving the checksum sent by the device.
- 7. After transmitting the checksum to the external controller, the boot program jumps to the RAM address that is specified by the first received data record.

### 17.6.4 Flash Memory SUM Output Mode (Operation Command: 90H)

Table 17-10 shows flash memory SUM output mode process.

	Transfer Bytes	Transfer Data from External Control- ler to TMP86FM29LUG	Baud Rate	Transfer Data from TMP86FM29LUG to External Controller
	1st byte 2nd byte	Matching data (5AH) -	9600 bps 9600 bps	- (Automatic baud rate adjustment) OK: Echo back data (5AH)
	3rd byte	Baud rate modification data (See )	9600 bps	Error: Nothing transmitted
	4th byte	-	9600 bps	OK: Echo back data Error: A1H × 3, A3H × 3, 62H × 3 (Note 1)
BOOT ROM	5th byte 6th byte	Operation command data (90H) -	Modified baud rate Modified baud rate	- OK: Echo back data (90H) Error: A1H × 3, A3H × 3, 63H × 3 (Note 1)
	7th byte	-	Modified baud rate	OK: SUM (Upper byte) (Note 2) Error: Nothing transmitted
	8th byte	-	Modified baud rate	OK: SUM (Lower byte) (Note 2) Error: Nothing transmitted
	9th byte	(Wait for the next operation command data)	Modified baud rate	

Note 1: "xxH × 3" indicates that the device enters the halt condition after sending 3 bytes of xxH. For details, refer to "17.7 Error Code".

Note 2: Refer to "17.8 Checksum (SUM)".

5.

Description of the flash memory SUM output mode

- 1. The 1st through 4th bytes of the transmitted and received data contains the same data as in the flash memory writing mode.
- 2. The 5th byte of the received data contains the command data in the flash memory SUM output mode (90H).
- 3. When the 5th byte of the received data contains the operation command data shown in Table 17-6, the device echoes back the value which is the same data in the 6th byte position of the received data (in this case, 90H). If the 5th byte of the received data does not contain the operation command data, the device enters the halt condition after transmitting 3 bytes of operation command error code (63H).
- 4. The 7th and the 8th bytes contain the upper and lower bits of the checksum, respectively. For how to calculate the checksum, refer to "17.8 Checksum (SUM)".

After sending the checksum, the device waits for the next operation command data.

## 17.6.5 Product ID Code Output Mode (Operation Command: C0H)

Table 17-11 shows product ID code output mode process.

Table 17-11 Product ID Code Output Process

	Transfer Bytes	Transfer Data from External Controller to TMP86FM29LUG	Baud Rate	Transfe	r Data from TMP86FM29LUG to External Controller	
	1st byte 2nd byte	Matching data (5AH) -	9600 bps 9600 bps	OK: Ech	atic baud rate adjustment) o back data (5AH) thing transmitted	
	3rd byte 4th byte	Baud rate modification data (See ) -	9600 bps 9600 bps		o back data H × 3, A3H × 3, 62H × 3 (Note 1)	
	5th byte 6th byte	Operation command data (C0H) -	Modified baud rate Modified baud rate	$\sim$ $\sim$	o back data (C0H) H × 3, A3H × 3, 63H × 3 (Note 1)	
	7th byte		Modified baud rate	зан	Start mark	
	8th byte	4	Modified baud rate	OAH	The number of transfer data (from 9th to 18th bytes)	
	9th byte		Modified baud rate	02H	Length of address (2 bytes)	
	10th byte		Modified baud rate	1DH	Reserved data	
BOOT	11th byte	40	Modified baud rate	00Н	Reserved data	
ROM	12th byte		Modified baud rate	00H	Reserved data	
	13th byte		Modified baud rate	00H	Reserved data	
	14th byte		Modified baud rate	01H	ROM block count (1 block)	
	15th byte		Modified baud rate	80H	First address of ROM (Upper byte)	
	16th byte		Modified baud rate	00H	First address of ROM (Lower byte)	
	17th byte		Modified baud rate	FFH	End address of ROM (Upper byte)	
	18th byte		Modified baud rate	FFH	End address of ROM (Lower byte)	
	19th byte		Modified baud rate	62H	Checksum of transferred data (9th through 18th byte)	
	20th byte	(Wait for the next operation command data)	Modified baud rate	-		

Note:"xxH × 3" indicates that the device enters the halt condition after sending 3 bytes of xxH. For details, refer to "17.7 Error Code".

Description of Product ID code output mode

- 1. The 1st through 4th bytes of the transmitted and received data contain the same data as in the flash memory writing mode.
- 2. The 5th byte of the received data contains the product ID code output mode command data (C0H).
- 3. When the 5th byte contains the operation command data shown in Table 17-6, the device echoes back the value which is the same data in the 6th byte position of the received data (in this case, C0H). If the 5th byte data does not contain the operation command data, the device enters the halt condition after sending 3 bytes of operation command error code (63H).
- 4. The 9th through 19th bytes contain the product ID code. For details, refer to "17.11 Product ID Code".
- 5. After sending the checksum, the device waits for the next operation command data.

## 17.6.6 Flash Memory Status Output Mode (Operation Command: C3H)

Table 17-12 shows Flash memory status output mode process.

Table 17-12 Flash Memory Status Output Mode Process

	Transfer Bytes	Transfer Data from External Con- troller to TMP86FM29LUG	Baud Rate	Transfer Data from TMP86FM29LUG to Ex- ternal Controller
	1st byte 2nd byte	Matching data (5AH) -	9600 bps 9600 bps	- (Automatic baud rate adjustment) OK: Echo back data (5AH) Error; Nothing transmitted
	3rd byte	Baud rate modification data (See )	9600 bps	
	4th byte	-	9600 bps	OK: Echo back data Error: A1H × 3, A3H × 3, 62H × 3 (Note 1)
	5th byte 6th byte	Operation command data (C3H) -	Modified baud rate Modified baud rate	- OK: Echo back data (C3H) Error: A1H * 3, A3H * 3, 63H × 3 (Note 1)
	7th byte		Modified baud rate	3AH Start mark
	8th byte		Modified baud rate	04H Byte count (from 9th to 12th byte)
BOOT ROM	9th byte		Modified baud rate	00H Status code 1 to 03H
	10th byte		Modified baud rate	00H Reserved data
	11th byte		Modified baud rate	00H Reserved data
	12th byte		Modified baud rate	00H Reserved data
	13th byte		Modified baud rate	Checksum 2's complement for the sum of 9th through 12th bytes 9th byte Checksum 00H: 00H
				01H: FFH 02H: FEH 03H: FDH
	14th byte	(Wait for the next operation com- mand data)	Modified baud rate	-

Note 1: "xxH x 3" indicates that the device enters the halt condition after sending 3 bytes of xxH. For details, refer to "17.7 Error Code".

Note 2: For the details on status code 1, refer to "17.12 Flash Memory Status Code".

Description of Flash memory status output mode

- 1. The 1st through 4th bytes of the transmitted and received data contain the same data as in the Flash memory writing mode.
- 2. The 5th byte of the received data contains the flash memory status output mode command data (C3H).
- 3. When the 5th byte contains the operation command data shown in Table 17-6, the device echoes back the value which is the same data in the 6th byte position of the received data (in this case, C3H). If the 5th byte does not contain the operation command data, the device enters the halt condition after sending 3 bytes of operation command error code (63H).
- 4. The 9th through 13th bytes contain the status code. For details on the status code, refer to "17.12 Flash Memory Status Code".
- 5. After sending the status code, the device waits for the next operation command data.

### 17.6.7 Flash Memory security program Setting Mode (Operation Command: FAH)

Table 17-13 shows Flash memory security program setting mode process.

Table 17-13 Flash Memory security program Setting Mode Process

	Transfer Bytes	Transfer Data from External Control- ler to TMP86FM29LUG	Baud Rate	Transfer Data from TMP86FM29LUG to Ex- ternal Controller
	1st byte 2nd byte	Matching data (5AH) -	9600 bps 9600 bps	- (Automatic baud rate adjustment) OK: Echo back data (5AH) Error: Nothing transmitted
	3rd byte 4th byte	Baud rate modification data (See ) -	9600 bps 9600 bps	OK; Echo back data Error: A1H × 3, A3H × 3, 62H × 3 (Note 1)
	5th byte 6th byte	Operation command data (FAH) -	Modified baud rate Modified baud rate	- OK: Echo back data (FAH) Error: A1H × 3, A3H × 3, 63H × 3 (Note 1)
	7th byte 8th byte	Password count storage address 15 to 08 (Note 2)	Modified baud rate Modified baud rate	- OK: Nothing transmitted Error: Nothing transmitted
BOOT ROM	9th byte 10th byte	Password count storage address 07 to 00 (Note 2)	Modified baud rate Modified baud rate	OK: Nothing transmitted Error: Nothing transmitted
	11th byte 12th byte	Password comparison start address 15 to 08 (Note 2)	Modified baud rate Modified baud rate	OK: Nothing transmitted Error: Nothing transmitted
	13th byte 14th byte	Password comparison start address 07 to 00 (Note 2)	Modified baud rate Modified baud rate	- OK: Nothing transmitted Error: Nothing transmitted
	15th byte : m'th byte	Password string (Note 2)	Modified baud rate	- OK: Nothing transmitted Error: Nothing transmitted
	n'th byte		Modified baud rate	OK: FBH (Note 3) Error: Nothing transmitted
	n'+1th byte	(Wait for the next operation com- mand data)	Modified baud rate	-

Note 1: "xxH × 3" indicates that the device enters the halt condition after sending 3 bytes of xxH. For details, refer to "17.7 Error Code".

Note 2: Refer to "17.10 Passwords".

Note 3: If the security program is enabled for a blank product or a password error occurs for a non-blank product, TMP86FM29LUG stops UART communication and enters the halt mode. In this case, initialize TMP86FM29LUG by the RESET pin and reactivate the serial PROM mode.

Note 4: If an error occurs during reception of a password address or a password string, TMP86FM29LUG stops UART communication and enters the halt mode. In this case, initialize TMP86FM29LUG by the RESET pin and reactivate the serial PROM mode.

Description of the Flash memory security program setting mode

- 1. The 1st through 4th bytes of the transmitted and received data contain the same data as in the Flash memory writing mode.
- 2. The 5th byte of the received data contains the command data in the flash memory status output mode (FAH).

- 3. When the 5th byte of the received data contains the operation command data shown in Table 17-6, the device echoes back the value which is the same data in the 6th byte position of the received data (in this case, FAH). If the 5th byte does not contain the operation command data, the device enters the halt condition after transmitting 3 bytes of operation command error code (63H).
- 4. The 7th through m'th bytes of the transmitted and received data contain the same data as in the flash memory writing mode.
- 5. The n'th byte contains the status to be transmitted to the external controller in the case of the successful security program.

# 17.7 Error Code

When detecting an error, the device transmits the error code to the external controller, as shown in Table 17-14.

Table 17-14	Error Code
-------------	------------

Transmit Data	Meaning of Error Data
62H, 62H, 62H	Baud rate modification error.
63H, 63H, 63H	Operation command error.
A1H, A1H, A1H	Framing error in the received data.
АЗН, АЗН, АЗН	Overrun error in the received data.

Note: If a password error occurs, TMP86FM29LUG does not transmit an error code.

# 17.8 Checksum (SUM)

#### 17.8.1 Calculation Method

The checksum (SUM) is calculated with the sum of all bytes, and the obtained result is returned as a word. The data is read for each byte unit and the calculated result is returned as a word.

Example:

 A1H
 If the data to be calculated consists of the four bytes, the checksum of the data is as shown below.

 B2H
 A1H + B2H + C3H + D4H = 02EAH

 C3H
 SUM (HIGH)= 02H

 D4H
 SUM (LOW)= EAH

The checksum which is transmitted by executing the flash memory write command, RAM loader command, or flash memory SUM output command is calculated in the manner, as shown above.

Ľ

### 17.8.2 Calculation data

The data used to calculate the checksum is listed in Table 17-15.

#### Table 17-15 Checksum Calculation Data

Operating Mode	Calculation Data	Description
Flash memory writing mode		Even when a part of the flash memory is written, the checksum
Flash memory SUM output mode	Data in the entire area of the flash memory	of the entire flash memory area (8000H to FFFH) is calculated. The data length, address, record type and checksum in Intel Hex format are not included in the checksum.
RAM loader mode	RAM data written in the first received RAM ad- dress through the last received RAM address	The length of data, address, record type and checksum in Intel Hex format are not included in the checksum.
Product ID Code output mode	9th through 18th bytes of the transferred data	For details, refer to "17.11 Product ID Code".
Flash Memory Status Output mode	9th through 12th bytes of the transferred data	For details, refer to "17.12 Flash Memory Status Code"
Flash Memory Erasing mode	All data in the erased area of the flash memory (the whole or part of the flash memory)	When the sector erase is executed, only the erased area is used to calculate the checksum. In the case of the chip erase, an entire area of the flash memory is used.

# 17.9 Intel Hex Format (Binary)

- 1. After receiving the checksum of a data record, the device waits for the start mark (3AH ":") of the next data record. After receiving the checksum of a data record, the device ignores the data except 3AH transmitted by the external controller.
- 2. After transmitting the checksum of end record, the external controller must transmit nothing, and wait for the 2-byte receive data (upper and lower bytes of the checksum).
- 3. If a receiving error or Intel Hex format error occurs, the device enters the halt condition without returning an error code to the external controller. The Intel Hex format error occurs in the following case:

When the record type is not 00H, 01H, or 02H

When a checksum error occurs

When the data length of an extended record (record type = 02H) is not 02H

When the device receives the data record after receiving an extended record (record type = 02H) with extended address of 1000H or larger.

When the data length of the end record (record type = 01H) is not 00H

### 17.10 Passwords

The consecutive eight or more-byte data in the flash memory area can be specified to the password. TMP86FM29LUG compares the data string specified to the password with the password string transmitted from the external controller. The area in which passwords can be specified is located at addresses 8000H to FF9FH. The area from FFA0H to FFFFH can not be specified as the passwords area.

If addresses from FFE0H through FFFFH are filled with "FFH", the passwords are not compared because the product is considered as a blank product. Even in this case, the password count storage addresses and password comparison start address must be specified. Table 17-16 shows the password setting in the blank product and non-blank product.

(	$( \sim )$	$\wedge$	$\frown$	
Table 17-16 Password Setting in	the E	Blank Produ	ct and Non-BI	ank Product

Password	Blank Product (Note 1)	Non-Blank Product
PNSA (Password count storage address)	8000H ≤ PNSA ≤ FF9FH	8000H ≤ PNSA ≤ FF9FH
PCSA (Password comparison start address)	8000H ≤ PCSA ≤ FF9FH	8000H ≤ PCSA ≤ FFA0 − N
(Password count)		8 ≤ N
Password string setting	Not required (Note 5)	Required (Note 2)

Note 1: When addresses from FFE0H through FFFFH are filled with "FFH", the product is recognized as a blank product.

Note 2: The data including the same consecutive data (three or more bytes) can not be used as a password. (This causes a password error data. TMP86FM29LUG transmits no data and enters the halt condition.)

Note 3: \*: Don't care.

Note 4: When the above condition is not met, a password error occurs. If a password error occurs, the device enters the halt condition without returning the error code.

Note 5: In the flash memory writing mode or RAM loader mode, the blank product receives the Intel Hex format data immediately after receiving PCSA without receiving password strings. In this case, the subsequent processing is performed correctly because the blank product ignores the data except the start mark (3AH ":") as the Intel Hex format data, even if the external controller transmits the dummy password string. However, if the dummy password string contains "3AH", it is detected as the start mark erroneously. The microcontroller enters the halt mode. If this causes the problem, do not transmit the dummy password strings.

Note 6: In the flash memory erasing mode, the external controller must not transmit the password string for the blank product.

# TOSHIBA



#### 17.10.1 Password String

The password string transmitted from the external controller is compared with the specified data in the flash memory. When the password string is not matched to the data in the flash memory, the device enters the halt condition due to the password error.

## 17.10.2 Handling of Password Error

If a password error occurs, the device enters the halt condition. In this case, reset the device to reactivate the serial PROM mode.

# 17.10.3 Password Management during Program Development

If a program is modified many times in the development stage, confusion may arise as to the password. Therefore, it is recommended to use a fixed password in the program development stage.

Example :Specify PNSA to F000H, and the password string to 8 bytes from address F001H (PCSA becomes F001H.)

Password Section code abs = 0F000H

DB	08H	: PNSA definition
DB	"CODE1234"	: Password string definition

# 17.11 Product ID Code

The product ID code is the 13-byte data containing the start address and the end address of ROM. Table 17-17 shows the product ID code format.

Table 17-17 Product ID Code Format				
Data	Description	In the Case of TMP86FM29LUG		
1st	Start Mark (3AH)	3AH J		
2nd	The number of transfer data (10 bytes from 3rd to 12th byte)	OAH		
3rd	Address length (2 bytes)	02H		
4th	Reserved data	1DH		
5th	Reserved data	ООН		
6th	Reserved data	ООН		
7th	Reserved data	оон		
8th	ROM block count	01H		
9th	The first address of ROM (Upper byte)	80H())		
10th	The first address of ROM (Lower byte)	QOH (		
11th	The end address of ROM (Upper byte)	FFH		
12th	The end address of ROM (Lower byte)	FFH		
13th	Checksum of the transferred data (2's compliment for the sum of 3rd through 12th bytes)	62H		

### Table 17-17 Product ID Code Format

# 17.12 Flash Memory Status Code

The flash memory status code is the 7-byte data including the security program status and the status of the data from FFE0H to FFFFH. Table 17-18 shows the flash memory status code.

Table 17-10 Flash Wellioly Status Code							
	Data Description		In the Case of TMP86FM29LUG				
	1st	Start mark	3AH				
	2nd	Transferred data count (3rd through 6th byte)	04H				
$\sim$	3rd	Status code	00H to 03H (See figure below)				
6	4th	Reserved data	0	ЮН			
$\sim (($	5th	Reserved data 00H		ЮН			
	6th	6th Reserved data	00H				
$\langle \rangle$	7th		3rd byte	checksum			
		Checksum of the transferred data (2's compliment for the sum of 3rd through 6th data)	00H	00H			
			01H	FFH			
$\sim$			02H	FEH			
			03H	FDH			

Table 17-18 Flash Memory Status Code
## TOSHIBA

Status Code 1



Some operation commands are limited by the flash memory status code 1. If the security program is enabled, flash memory writing mode command and RAM loader mode command can not be executed. Erase all flash memory before executing these command.

RPENA	BLANK	Flash Memory Writing Mode	RAM Loader Mode	Flash memory SUM Output Mode	Product ID Code Output Mode	Flash Memory Status Output Mode		Memory g Mode Sector Erase	Security pro- gram Setting Mode
0	0	0	0	0 20	0	o ( 🤇	$\overline{)}$	C	×
0	1	Pass	Pass	0	0		) Pa	iss	Pass
1	0	×	×	0	0	(0/	0	×	×
1	1	×	×	0	> 0		Pass	×	Pass

Note:O: The command can be executed.

Pass: The command can be executed with a password.

×: The command can not be executed.

(After echoing the command back to the external controller, TMP86FM29LUG stops UART communication and enters the halt condition.)

## 17.13 Specifying the Erasure Area

In the flash memory erasing mode, the erasure area of the flash memory is specified by n-2 byte data.

The start address of an erasure area is specified by ERASTA, and the end address is specified by ERAEND.

If ERASTA is equal to or smaller than ERAEND, the sector erase (erasure in 4 kbyte units) is executed. Executing the sector erase while the security program is enabled results in an infinite loop.

If ERASTA is larger than ERAEND, the chip erase (erasure of an entire flash memory area) is executed and the security program is disabled. Therefore, execute the chip erase (not sector erase) to disable the security program.

Erasure Area Specification Data (n-2 byte data)



Note: When the sector erase is executed for the area containing no flash cell, TMP86FM29LUG stops the UART communication and enters the halt condition.

#### 17.14 Port Input Control Register

In the serial PROM mode, the input level is fixed to the all ports except P16 and P15 ports with a hardware feature to prevent overlap current to unused ports. (All port inputs and peripheral function inputs shared with the ports become invalid.) Therefore, to access to the flash memory in the RAM loader mode without UART communication, port inputs must be valid. To make port inputs valid, set the pin of the port input control register (SPCR) to "1".

The SPCR register is not operated in the MCU mode.

Port Input Control Register

R	7	6	5	4	:	3	2	1	0		
λH)									PIN	(Initial value: **** ***0)	
Г		1									1
	PIN	Port inpu	it control in the	e serial PROM	M mode		d port inputs port inputs	(The inpu	it level is fixed	with a hardware feature.)	
	SPCR the SF	register in PCR register	n the MCU n er in the MC	node, the p CU mode, re	ort inpl ead dat	in the se ut control a of bit7	erial PRON can not be to 1 are ur	e perform istable.	ied. When t	rite instruction is executed ne read instruction is exec	d to
Not	:e 2: All I/O	ports exce	ept P16 and	P15 ports	are cor	ntrolled b	y the SPC	R registe	r.	/	
									$\bigcirc$		
							6	( )	$\geq$		
								$\langle \rangle$	~		
								$\left( \right) $	$\diamond$	$(\bigcirc)$	
						(		)		40	
						ć	$\langle \rangle$		6		
						$\sim$				)	
					(	$\bigcirc$	$\sim$	(	$\overline{O/S}$		
					20	$\searrow$					
				C	$\sim$	$\geq$					
								$\searrow$			
				$C \wedge$			$\langle \rangle$	$\sim$			
				$\bigcirc$			$\langle \rangle$				
			_ (7/	7		$\leq$		/			
		1	$\mathcal{D}$	<u>ک</u>	~	(7)	$\langle \rangle$				
		$\langle \langle \rangle$		7	$\langle \rangle$	X	)				
			$\searrow$			$\geq$					
	$\sim$	$\square$	$\sim$		$\langle \rangle$						
	Z	$\langle \rangle$	1	$\bigwedge$							
~	C	$\mathcal{I}$		4							
$\leq$	$\bigcirc$	Ŋ	a		>						
$\overline{\langle}$	$ \rightarrow $		$(\bigcirc)()$	$\bigcirc$							
			$\sim$	_							
	$\checkmark$			$\checkmark$							

### 17.15 Flowchart



## 17.16 UART Timing

#### Table 17-19 UART Timing-1 (VDD = 2.7to 3.6V, fc = 2 to 8 MHz, Topr = -10 to 40°C)

Deservator	Symbol Clock Frequency (fc)		Minimum Required Time			
Parameter			At fc = 2 MHz	At fc = 8 MHz		
Time from matching data reception to the echo back	CMeb1	Approx. 930	465 µs	116.2 µs		
Time from baud rate modification data reception to the echo back	CMeb2	Approx. 980	490 µs	122.6 µs		
Time from operation command reception to the echo back	CMeb3	Approx. 800	400 µs	100 µs		
Checksum calculation time	CKsm	Approx. 7864500	3.93 s	983 µs		
Erasure time of an entire flash memory	CEall		45 ms	45 ms		
Erasure time for a sector of a flash memory (in 4-kbyte units)	CEsec	- ((	30 ms	30 ms		

#### Table 17-20 UART Timing-2 (VDD = 2.7to 3.6V, fc = 2 to 8 MHz, Topr = -10 to 40°C)

Parameter	Symbol	Clock Frequency (fc)	Minimum Re At fc = 2 MHz	quired Time At fc = 8 MHz
Time from the reset release to the acceptance of start bit of RXD pin	RXsup	2100	1.05 ms	262.6 ms
Matching data transmission interval	CMtr1	28500	14.2 ms	3.56 ms
Time from the echo back of matching data to the acceptance of baud rate modification data	CMtr2	380	190 µs	47.6 µs
Time from the echo back of baud rate modification data to the acceptance of an operation command	CMtr3	650	325 µs	81.2 µs
Time from the echo back of operation command to the acceptance of password count storage addresses (Upper byte)	CMtr4	800	400 µs	100 µs



# TOSHIBA

## 18. Input/Ouput Circuitry

#### 18.1 Control Pins

The input/output circuitries of the TMP86FM29LUG control pins are shown below.



Note: The TEST pin of the TMP86PM29A / TMP86PM29B / TMP86FM29LUG does not have a pull-down resistor and protect diode(D1). Fix the TEST pin at low-level in MCU mode.

## 18.2 Input/Output Ports



Note: Port P1, P5 and P7 are sink open drain outut. But they are also used as a segment output of LCD. Therefore, absolute maximum ratings of port input voltage should be used in –0.3 to V<sub>DD</sub> + 0.3 volts.

## 19. Electrical Characteristics

## 19.1 Absolute Maximum Ratings

The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

 $( \neg \uparrow \land$ 

			(	V <sub>SS</sub> = 0 V)
Parameter	Symbol	Pins	Ratings	Unit
Current und the me	V <sub>DD</sub>		-0.3 to 4.0	N
Supply voltage	V <sub>LCD</sub>	V3 pin	-0.3 to 4.0	V
Input voltage	V <sub>IN</sub>		-0.3 to V <sub>DD</sub> + 0.3	V
Output voltage	V <sub>OUT1</sub>		-0.3 to V <sub>DD</sub> + 0.3	v
Output current (Per 1 pin)	I <sub>OUT1</sub>	P3, P6 port	< -1.8	
	I <sub>OUT2</sub>	P1, P2, P5, P6, P7 port	3.2	
	I <sub>OUT3</sub>	P3 port	30	mA
Output ourport (Total)	Σ I <sub>OUT2</sub>	P1, P2, P5, P6, P7 port	60	
Output current (Total)	Σ I <sub>OUT3</sub>	P3 port	80	
Power dissipation [Topr = 85°C]	PD		350	mW
Soldering temperature (Time)	Tsld		260 (10 s)	
Storage temperature	Tstg		-55 to 125	°C
Operating temperature	Topr		-40 to 85	

## 19.2 Operating Condition

The Operating Conditions show the conditions under which the device be used in order for it to operate normally while maintaining its quality. If the device is used outside the range of Operating Conditions (power supply voltage, operating temperature range, or AC/DC rated values), it may operate erratically. Therefore, when designing your application equipment, always make sure its intended working conditions will not exceed the range of Operating Conditions.

#### 19.2.1 MCU mode(FLASH Programming or erasing)

			(V <sub>SS</sub> :	= 0 V, Topr = -40	0 to 85°C)
Symbol	Pins	Condition	) 🚩 Min	Max	Unit
V <sub>DD</sub>		NORMAL1, 2 modes	2.7	3.6	
V <sub>IH1</sub>	Except hysteresis input		V <sub>DD</sub> × 0.80 🗸		
V <sub>IH2</sub>	Hysteresis input	V <sub>DD</sub> 2 3.0 V	V <sub>DD</sub> × 0.85	VDD	v
V <sub>IL1</sub>	Except hysteresis input		$\bigcirc$	V <sub>DD</sub> × 0.20	
V <sub>IL2</sub>	Hysteresis input	V <sub>DD</sub> 2 3.0 V		V <sub>DD</sub> × 0.15	
fc	XIN, XOUT	$\angle$	1.0	8.0	MHz
	V <sub>DD</sub> V <sub>IH1</sub> V <sub>IH2</sub> V <sub>IL1</sub> V <sub>IL2</sub>	V <sub>DD</sub> V <sub>IH1</sub> Except hysteresis input       V <sub>IH2</sub> Hysteresis input       V <sub>IL1</sub> Except hysteresis input       V <sub>IL2</sub> Hysteresis input	$\begin{tabular}{ c c c c c } \hline V_{DD} & & & & & & \\ \hline V_{DD} & & & & & & & \\ \hline V_{IH1} & & & & & & & \\ \hline V_{IH2} & & & & & & & \\ \hline V_{IL1} & & & & & & & \\ \hline V_{IL2} & & & & & & & \\ \hline \end{array} \\ \end{tabular} \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	$V_{DD}$ NORMAL1, 2 modes2.73.6 $V_{IH1}$ Except hysteresis input $V_{DD} \ge 3.0 \vee$ $V_{DD} \ge 0.80$ $V_{DD}$ $V_{IH2}$ Hysteresis input $V_{DD} \ge 3.0 \vee$ $V_{DD} \ge 0.85$ $V_{DD}$ $V_{IL1}$ Except hysteresis input $V_{DD} \ge 3.0 \vee$ $0$ $V_{DD} \ge 0.85$ $V_{DD} \ge 0.20$ $V_{IL2}$ Hysteresis input $V_{DD} \ge 3.0 \vee$ $0$ $V_{DD} \ge 0.20$

#### 19.2.2 MCU mode(Except Flash Programming or erasing)

				(V <sub>SS</sub>	= 0 V, Topr = −4	0 to 85°C)	
Parameter	Symbol	Pins	Condition	Min	Max	Unit	
			fc = 8 MHz NORMAL1, 2 mode	2.7			
Supply voltage	V <sub>DD</sub>	$\overline{0}$	fc = 4 MHz IDLE0, 1, 2 mode		3.6		
			fs = 32,768 SLOW1, 2 mode kHz SLEEP0, 1, 2 mode	1.8			
			STOP mode			v	
	V <sub>IH1</sub>	Except hysteresis input	V <sub>DD</sub> ≥ 2.7 V	V <sub>DD</sub> × 0.70	V <sub>DD</sub>		
Input high level	VIH2	Hysteresis input	v <sub>DD</sub> ≥ 2.7 v	V <sub>DD</sub> × 0.75			
	ViH3	$\land$	V <sub>DD</sub> < 2.7 V	V <sub>DD</sub> × 0.90			
G	V <sub>IL1</sub>	Except hysteresis input	V > 27.V		V <sub>DD</sub> × 0.30		
Input low level	V <sub>IL2</sub>	Hysteresis input	V <sub>DD</sub> ≥ 2.7 V	0	V <sub>DD</sub> × 0.25		
	V <sub>IL3</sub>	$\land$ $(\bigcirc)$	V <sub>DD</sub> < 2.7 V		V <sub>DD</sub> × 0.10		
Clock frequency	fc		V <sub>DD</sub> = 1.8 V to 3.6 V	1.0	4.0	MHz	
(In case of connecting	IC	XIN, XOUT	V <sub>DD</sub> = 2.7 V to 3.6 V	1.0	8.0	IVITIZ	
a resonator)	fs	XTIN, XTOUT	V <sub>DD</sub> = 1.8 V to 3.6 V	30.0	34.0	kHz	
	V <sub>1</sub>	V1 pin (Note1)		0.8	1.2	V	
LCD reference voltage	V <sub>2</sub>	V2 pin	LCD booster circuit enable (V3 $\ge$ V <sub>DD</sub> )	1.6	2.4	V	
	V <sub>3</sub>	V3 pin		2.4	3.6	V	
Capacity for LCD boos- ter circuit	C <sub>LCD</sub>		LCD booster circuit enable (V3 $\ge$ V <sub>DD</sub> )	0.1	0.47	μF	

Note 1: When V1 pin is used for LCD reference voltage input, the operating temperature (Topr) should be kept within -10 to 85 °C.

#### 19.2.3 Serial PROM mode

$(V_{SS} = 0 V)$	Topr = -10 te	o 40°C)
$(v_{55} - 0 v)$	1001 - 100	J 40 O)

Parameter	Symbol	Pins	Condition	Min	Max	Unit
Supply voltage	V <sub>DD</sub>		NORMAL1, 2 modes	2.7	3.6	
least bisk level	V <sub>IH1</sub>	Except hysteresis input	V > 2 0 V	V <sub>DD</sub> × 0.80	M	
Input high level	V <sub>IH2</sub>	Hysteresis input	V <sub>DD</sub> ≥ 3.0 V	V <sub>DD</sub> × 0.85		v
	V <sub>IL1</sub>	Except hysteresis input	V > 20V		V <sub>DD</sub> × 0.20	
nput low level	V <sub>IL2</sub>	Hysteresis input	- V <sub>DD</sub> ≥ 3.0 V	7/5	V <sub>DD</sub> × 0.15	
Clock frequency	fc	XIN, XOUT		2.0	8.0	MHz
19.3 DC CI	haracte	ristics			V <sub>SS</sub> = 0 Y, Topr =	40 to 85

## 19.3 DC Characteristics

	· · · · · · · · · · · · · · · · · · ·				/ <sub>SS</sub> = 0 V, 1	Fopr = −40	to 85°C)
Parameter	Symbol	Pins	Condition	Min	Тур.	Max	Unit
Hysteresis voltage	V <sub>HS</sub>	Hysteresis input	V <sub>DD</sub> = 3.6 V		0.4	-	V
	I <sub>IN1</sub>	TEST	V <sub>DD</sub> = 3.6 V; V <sub>IN</sub> = 3.6 V/0 V	$\mathcal{O}$			
Input current	I <sub>IN2</sub>	Sink open drain, Tri-state port		-	-	± 5	μA
	I <sub>IN3</sub>	RESET, STOP					
Innut Desistance	R <sub>IN1</sub>	TEST Pull-Down	V <sub>DD</sub> = 3.6 V, V <sub>IN</sub> = 3.6 V	-	70	-	kΩ
Input Resistance	R <sub>IN2</sub>	RESET Pull-Up	V <sub>DD</sub> = 3.6 V, V <sub>OUT</sub> = 3.6 V/0 V	100	220	450	
High frequency feedback resistor	R <sub>FB</sub>	хоит	V <sub>DD</sub> = 3.6 V	-	3	I	- ΜΩ
Low frequency feedback resistor	R <sub>FBT</sub>	XTOUT	V <sub>DD</sub> = 3.6 V	-	20	-	
Output leakage current	I <sub>LO</sub>	Sink open drain, Tri-state port	V <sub>DD</sub> = 3.6 V, V <sub>OUT</sub> = 3.4 V/0.2 V	-	-	± 10	μA
Output high voltage	V <sub>OH2</sub>	C-MOS, Tri-state port	V <sub>DD</sub> = 3.6 V, I <sub>OH</sub> = -0.6 mA	3.2	-	-	
Output low voltage	V <sub>OL</sub>	Except XOUT and P3 port	$V_{DD} = 3.6 \text{ V}, I_{OL} = 0.9 \text{ mA}$	-	-	0.4	V
Output low current	I <sub>OL</sub>	High current port (P3 port)	V <sub>DD</sub> = 3.6 V, V <sub>OL</sub> = 1.0 V	-	6	-	mA
	~ ~	V2 pin	V <sub>DD</sub> ≥ 3.0V	-	V1 × 2	-	
	V2-30UT	V3 pin	Reference supply pin : V1 (Note7)(Note5) SEG/COM pin : No load	-	V1 × 3	-	
LCD output voltage		V1 pin	V <sub>DD</sub> ≥ 3.0V		V2 × 1/2	-	
(LCD booster is ena- ble)	V <sub>1-30UT</sub>	V3 pin	Reference supply pin : V2 SEG/COM pin : No load	-	V2 × 3/2	-	V
	<u> </u>	( V1 pin )	V <sub>DD</sub> ≥ 3.0V	-	V3 × 1/3	-	]
	V <sub>1-20UT</sub>	V2 pin	Reference supply pin : V3 SEG/COM pin : No load	-	V3 × 2/3	-	

#### (V<sub>SS</sub> = 0 V, Topr = −40 to 85°C)

Parameter	Symbol	Pins		Condition	Min	Тур.	Max	Unit
Supply current in NOR- MAL 1, 2 modes			V <sub>DD</sub> = 3.6 V V <sub>IN</sub> = 3.4/0.2 V	When a program operates on flash memory	-	4.5	7	
Supply current in IDLE 0, 1, 2 modes			fc = 8 MHz	When a program operates on flash memory	Á	2.5	4	mA
Supply current in				When a program operates on flash memory	$\mathbb{R}$	20	50	
SLOW 1 mode	I <sub>DD</sub>		V <sub>DD</sub> = 3.0 V	When a program operates on RAM	5)-	15	23	
Supply current in SLEEP 1 mode			V <sub>IN</sub> = 2.8 V/0.2 V fs = 32.768 kHz		-	10	18	μA
Supply current in SLEEP 0 mode					-	8	16	
Supply current in STOP mode			V <sub>DD</sub> = 3.6 V V <sub>IN</sub> = 3.4 V/0.2 V		-	0.5	10	

Note 1: Typical values show those at Topr = 25°C,  $V_{DD}$  = 3.6 V.

Note 2: Input current (I<sub>IN1</sub>, I<sub>IN3</sub>): The current through pull-up or pull-down resistor is not included.

Note 3:  $I_{DD}$  does not include  $I_{REF}$  current.

Note 4: The supply currents of SLOW 2 and SLEEP 2 modes are equivalent to IDLE 0, 1, 2.

Note 5: "Fetch" means reading operation of FLASH data as an instruction by CPU.

Note 6: When V1 pin is used for LCD reference voltage input, the operating temperature (Topr) should be kept within -10 to 85 °C.

#### **AD** Conversion Characteristics 19.4

Parameter	Symbol	Condition	Min	Тур.	Max	Unit	
Analog reference voltage	V <sub>AREF</sub>		A <sub>VDD</sub> - 1.0	<u> </u>	A <sub>VDD</sub>		
Power supply voltage of analog control circuit	A <sub>VDD</sub>			V <sub>DD</sub>			
Analog reference voltage range (Note4)	$\Delta V_{AREF}$		2.5		-		
Analog input voltage	V <sub>AIN</sub>		Vss		V <sub>AREF</sub>		
Power supply current of analog refer- ence voltage	I <sub>REF</sub>	$V_{DD} = A_{VDD} = V_{AREF} = 3.6 V$ $V_{SS} = 0.0 V$		0.35	0.61	mA	
Non linearity error			((-))	> _	±2		
Zero point error		$V_{DD} = A_{VDD} = 2.7 V$ $V_{SS} = 0.0 V$		-	±2	LSB	
Full scale error		$V_{\rm SS} = 0.0 V$ $V_{\rm ARFF} = 2.7 V$			±2	LSB	
Total error		AREF - 2.7 V	<u> </u>	- ^>	±2		

(V<sub>SS</sub> = 0.0 V,2.0 V ≤ V<sub>DD</sub> < 2.7 V, Topr = −40 to 85°C)

Parameter	Symbol	Condition	Min	Тур.	Max	Unit	
Analog reference voltage	V <sub>AREF</sub>	$\langle \rangle \rangle$	A <sub>VDD</sub> - 0.6		A <sub>VDD</sub>		
Power supply voltage of analog control circuit	A <sub>VDD</sub>						
Analog reference voltage range (Note4)	$\Delta V_{AREF}$		2.0	) -	-		
Analog input voltage	V <sub>AIN</sub>		V <sub>SS</sub>	-	V <sub>AREF</sub>		
Power supply current of analog refer- ence voltage	I <sub>REF</sub>	$V_{DD} = A_{VDD} = V_{AREF} = 2.0 V$ $V_{SS} = 0.0 V$		0.20	0.34	mA	
Non linearity error			V-	-	±2		
Zero point error		$V_{DD} = A_{VDD} = 2.0 V$ $V_{SS} = 0.0 V$	-	-	±2		
Full scale error		V <sub>SS</sub> = 0.0 V V <sub>AREF</sub> = 2.0 V	-	-	±2	LSB	
Total error	$(\overline{\Omega})$	AREF - 2.0 V	-	-	±2	1	
$\square$		(V <sub>SS</sub> = 0	0.0 V, 1.8 V ≤ V	י <sub>חס</sub> < 2.0 V, To	pr = -10 to 85	°C) (Note5)	

	$(V_{SS} = 0.0 \text{ V}, 1.8 \text{ V} \le V_{DD} < 2.0 \text{ V}, 10 \text{ pr} = -10 \text{ to } 85^{\circ}\text{C})$						
Parameter	Symbol	Condition	Min	Тур.	Max	Unit	
Analog reference voltage	V <sub>AREF</sub>		A <sub>VDD</sub> - 0.1	-	A <sub>VDD</sub>		
Power supply voltage of analog control circuit	A <sub>VDD</sub>			v			
Analog reference voltage range (Note4)	ΔV <sub>AREF</sub>	$\sim$	1.8	-	-		
Analog input voltage	VAIN		V <sub>SS</sub>	-	V <sub>AREF</sub>		
Power supply current of analog reference voltage	IREF	V <sub>DD</sub> = A <sub>VDD</sub> = V <sub>AREF</sub> = 1.8 V V <sub>SS</sub> = 0.0 V	-	0.18	0.31	mA	
Non linearity error	$\square$		-	-	±4		
Zero point error	$\sim$	$V_{DD} = A_{VDD} = 1.8 V$ $V_{SS} = 0.0 V$ $V_{AREF} = 1.8 V$	-	-	±4	LSB	
Full scale error	$\sim$		-	-	±4	LOB	
Total error		AREF	-	-	±4		

Note 1: The total error includes all errors except a quantization error, and is defined as a maximum deviation from the ideal conversion line.

Note 2: Conversion time is different in recommended value by power supply voltage. About conversion time, please refer to "Register Framing".

Note 3: Please use input voltage to AIN input Pin in limit of VAREF - VSS.

Note 4: Analog Reference Voltage Range:  $\Delta V_{AREF} = V_{AREF} - V_{SS}$ 

Note 5: When AD is used with  $V_{DD}$  < 2.0 V, the guaranteed temperature range varies with the operating voltage.

Note 6: The  $A_{VDD}$  pin should be fixed on the  $V_{DD}$  level even though AD convertor is not used.

## 19.5 AC Characteristics

			(V <sub>SS</sub> = 0 V	, V <sub>DD</sub> = 2.7 to 3	8.6 V, Topr = −	40 to 85°C
Parameter	Symbol	Condition	Min	Тур.	Max	Unit
		NORMAL1, 2 modes	0.5	_	4	
Machine cycle time	tcy	IDLE1, 2 modes	0.5			
	icy	SLOW1, 2 modes	117.6	$\left \left(\left(\underline{}\right)\right)\right $	133.3	μs
High level clock pulse width		SLEEP1, 2 modes				
High level clock pulse width	t <sub>WCH</sub>	For external clock operation	$\wedge$ ((	$V \land \square$		
Low level clock pulse width	t <sub>WCL</sub>	(XIN input) fc = 8 MHz		62.5	-	ns
High level clock pulse width	t <sub>WSH</sub>	For external clock operation	()	$\geq$		
Low level clock pulse width	t <sub>WSL</sub>	(XTIN input) fs = 32.768 kHz		15.26	_	μs

## 19.6 Timer Counter 1 input (ECIN) Characteristics

	(V <sub>SS</sub> = 0 V, Topr = -40 to 85						40 to 85°C)
Parameter	Symbol	Condition		Min	Тур.	Max	Unit
TC1 input (ECIN input)	t <sub>TC1</sub>	Frequency measurement mode	Single edge count	-	-	8	MHz
		V <sub>DD</sub> = 2.7 to 3.6 V	Both edge count	->>	-		
		Frequency measurement mode	Single edge count	-( (		4	
		V <sub>DD</sub> = 1.8 to 2.7 V	Both edge count	-(	$\mathbb{P}$		

## 19.7 FLASH Characteristics

#### 19.7.1 Write characteristics

				(V <sub>SS</sub> = 0	V, Topr = -	10 to 40°C)
Parameter		Condition	Min	Тур.	Max	Unit
Number of guaranteed to flash memory		$\langle \langle \rangle \rangle$		$\cap$ )-	100	Times
Flash memory write time				9-	40	μs
Flash memory erase time	Chip erase		(//-5)	-	45	
	Sector erase			-	30	ms

#### 19.8 Oscillating Conditions



- Note 1: To ensure stable oscillation, the resonator position, load capacitance, etc. must be appropriate. Because these factors are greatly affected by board patterns, please be sure to evaluate operation on the board on which the device will actually be mounted.
- Note 2: The product numbers and specifications of the resonators supplied by Murata Manufacturing Co., Ltd. are subject to change.

For up to date information, please refer to the following http://www.murata.com

#### 19.9 Handling Precaution

- The solderability test conditions are shown below.

1. When using the Sn-37Pb solder bath

Solder bath temperature =  $230 \circ C$ 

Dipping time = 5 seconds

Number of times = once

R-type flux used

2. When using the Sn-3.0Ag-0.5Cu solder bath

Solder bath temperature =  $245 \circ C$ 

Dipping time = 5 seconds

Number of times =once

R-type flux used

The pass criterion of the above test is as follows: Solderability rate until forming  $\ge 95$  %

When using the device (oscillator) in places exposed to high electric fields such as cathode-ray tubes, we recommend electrically shielding the package in order to maintain normal operating condition.

# 20. Package Dimensions

LQFP64-P-1010-0.50D Rev 01



#### **RESTRICTIONS ON PRODUCT USE**

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application, circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- Product is intended for use in general electronics applications (e.g., computers, personal equipment, office equipment, measuring equipment, industrial robots and home electronics appliances) or for specific applications as expressly stated in this document.
   Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious public impact ("Unintended Use"). Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for Unintended Use unless specifically permitted in this document.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.