

32-bit RISC Microcontroller

TXZ Family

**Reference Manual
Long Term Timer
(LTTMR-A)**

Revision 1.1

2018-07

TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION

Contents

Preface	4
Related Documents	4
Conventions	5
Terms and Abbreviations	7
1. Outlines	8
2. Configuration	8
3. Function and Operation	9
3.1. 16-bit Counter	9
3.1.1. Start and Stop of Counter	9
3.1.2. Counter Clear	9
3.2. Comparator	9
3.3. Interrupt	10
3.4. Operation Timing	11
4. Registers	12
4.1. List of Registers	12
4.2. [LTTxCR0] (Long Term Timer Control Register)	12
4.3. [LTTxVALL] (Long Term Timer Data Register (Lower))	12
4.4. [LTTxVALH] (Long Term Timer Data Register (Upper))	12
5. Example of Usage	13
6. Revision History	14
RESTRICTIONS ON PRODUCT USE	15

List of Figures

Figure 2.1	Configuration of Long term timer	8
Figure 3.1	Counter value comparison procedure	11
Figure 3.2	Counter stop procedure	11

List of Tables

Table 2.1	List of Long term timer signals	8
Table 3.1	Examples of the setting values of the interrupt period	10
Table 6.1	Revision History	14

Preface

Related Documents

Document name
Exception
Clock Control and Operation Mode
Product Information

Conventions

- Numeric formats follow the rules as shown below:
 - Hexadecimal: 0xABC
 - Decimal: 123 or 0d123 – Only when it needs to be explicitly shown that they are decimal numbers.
 - Binary: 0b111 – It is possible to omit the "0b" when the number of bit can be distinctly understood from a sentence.
- "_N" is added to the end of signal names to indicate low active signals.
- It is called "assert" that a signal moves to its active level, "deassert" to its inactive level.
- When two or more signal names are referred, they are described like as [m: n].
 - Example: S[3: 0] shows four signal names S3, S2, S1 and S0 together.
- The characters surrounded by [] defines the register.
 - Example: [ABCD]
- "n" substitutes suffix number of two or more same kind of registers, fields, and bit names.
 - Example: [XYZ1], [XYZ2], [XYZ3] → [XYZn]
- "x" substitutes suffix number or character of units and channels in the Register List.
 - In case of unit, "x" means A, B, and C ...
 - Example: [ADACR0], [ADBCR0], [ADCCR0] → [ADxCR0]
 - In case of channel, "x" means 0, 1, and 2...
 - Example: [T32A0RUNA], [T32A1RUNA], [T32A2RUNA] → [T32AxRUNA]
- The bit range of a register is written like as [m: n].
 - Example: Bit[3: 0] expresses the range of bit 3 to 0.
- The configuration value of a register is expressed by either the hexadecimal number or the binary number.
 - Example: [ABCD]<EFG> = 0x01 (hexadecimal), [XYZn]<VW> = 1 (binary)
- Word and Byte represent the following bit length.
 - Byte: 8 bits
 - Half word: 16 bits
 - Word: 32 bits
 - Double word: 64 bits
- Properties of each bit in a register are expressed as follows:
 - R: Read only
 - W: Write only
 - R/W: Read and Write are possible
- Unless otherwise specified, register access supports only word access.
- The register defined as reserved must not be rewritten. Moreover, do not use the read value.
- The value read from the bit having default value of "-" is unknown.
- When a register containing both of writable bits and read-only bits is written, read-only bits should be written with their default value, In the cases that default is "-", follow the definition of each register.
- Reserved bits of the Write-only register should be written with their default value. In the cases that default is "-", follow the definition of each register.
- Do not use read-modified-write processing to the register of a definition which is different by writing and read out.

Arm, Cortex and Thumb are registered trademarks of Arm Limited (or its subsidiaries) in the US
and/or elsewhere. All rights reserved.



The Flash memory uses the Super Flash® technology under license from Silicon Storage Technology, Inc.
Super Flash® is registered trademark of Silicon Storage Technology, Inc.

All other company names, product names, and service names mentioned herein may be trademarks of their respective companies.

Terms and Abbreviations

Some of abbreviations used in this document are as follows:

LTTMR Long Term Timer

1. Outlines

Long term timer (LTTMR) is a 16-bit timer which sets an interval time to start up CPU frequently.

Function category	Function	Description
Timer	Interval timer	<ul style="list-style-type: none"> - Clock source: Internal High speed oscillator 2 ($f_{IHOSC2} = 10 \text{ MHz}$) - Settable time range: 0.1 μs to 6553.5 μs - Interrupt: LTTMR interrupt generation

2. Configuration

The configuration of the long term timer is as follows.




Figure 2.1 Configuration of Long term timer

Table 2.1 List of Long term timer signals

No.	Symbol	Signal name	I/O	Reference manual
1	f_{IHOSC2}	Clock of the internal high speed oscillator 2	Input	Clock Control and Operation Mode
2	INTLTTMRx	LTTMRx interrupt	Output	Exception

3. Function and Operation

The LTTMR generates an interrupt at the constant period which can be set.

The LTTMR consists of a 16-bit counter, a comparator, and a setting register, and counts up with the clock (f_{IHOSC2}) generated from the internal high speed oscillator 2.

The internal high speed oscillator 2 (IHOSC2) which connects to the count clock pin should be set to the oscillation enable.

For the details, refer to "Clock Control and Operation Mode" of Reference manual.

3.1. 16-bit Counter

The 16-bit counter operates with the clock which is generated by the internal high speed oscillator 2.

3.1.1. Start and Stop of Counter

The 16-bit counter starts counting when $[LTTxCR0]<TRUN>=1$, stops counting and clears the counter when $[LTTxCR0]<TRUN>=0$.

3.1.2. Counter Clear

The 16-bit counter is cleared by the following conditions.

- (a) When the count value matches the value in the Long Term Timer Data Register ($[LTTxVALL]$ and $[LTTxVALH]$):

If $[LTTxCR0]<TRUN>=1$ is set, the counter is cleared when the count value matches the value of the Long Term Timer Data Register.

- (b) When the counter stops ($[LTTxCR0]<TRUN>=0$):

If $[LTTxCR0]<TRUN>=0$ is set, the counter stops and it is also cleared.

Note: Before $[LTTxCR0]<TRUN>=0$ is set, the reception of an interrupt is disabled in NVIC.

For the details, refer to "3.4. Operation Timing".

3.2. Comparator

The comparator compares the 16-bit counter value with the value of the Long Term Timer Register ($[LTTxVALL]$ and $[LTTxVALH]$). When these values match, INTLTTMRx (LTTMRx interrupt) is generated.

3.3. Interrupt

INTLTTMRx interrupt is generated when the 16-bit counter value matches the value of the Long Term Timer Data Register (*[LTTxVALH]* and *[LTTxVALL]*).

The interrupt period is set to the Long Term Timer Data Register (*[LTTxVALH]* and *[LTTxVALL]*). The setting value is calculated by the following formula.

$$\text{Interrupt period} = (1 / f_{\text{HOSC2}}(10\text{MHz})) \times (([LTTxVALH] \times 256) + [LTTxVALL] + 1)$$

Note: 0x0000 is inhibited as the setting value of *[LTTxVALH]* and *[LTTxVALL]*.

Examples of the setting values of the interrupt period are shown in the following table.

Table 3.1 Examples of the setting values of the interrupt period

Interrupt period (μs)	Interrupt frequency (kHz)	Long Term Timer Data Register setting value	
		<i>[LTTxVALH]</i>	<i>[LTTxVALL]</i>
6553.5	0.15	0xFF	0xFE
5000.0	0.20	0xC3	0x4F
4000.0	0.25	0x9C	0x3F
3000.0	0.33	0x75	0x3F
2000.0	0.50	0x4E	0x1F
1000.0	1.00	0x27	0x0F
500.0	2.00	0x13	0x87
100.0	10.00	0x03	0xE7
50.0	20.00	0x01	0xF3

3.4. Operation Timing

Figure 3.1 shows the timing where the counter value matches.

If $[LTTxCR0]<TRUN> = 1$ is set, the 16-bit counter starts its count after 2 to 3 count clock cycles. When the count value matches the data register value (n), INTLTTMRx (LTTMRx interrupt) is generated. The 16-bit counter is cleared to "0" at the next cycle, and the count continues. After that, whenever the count value becomes "n", INTLTTMRx (LTTMRx interrupt) is generated.




Figure 3.1 Counter value comparison procedure

Figure 3.2 shows the timing of the counter stop.

If $[LTTxCR0]<TRUN> = 1$ is set, the 16-bit counter starts its count after 2 to 3 count clock cycles. If $[LTTxCR0]<TRUN> = 0$ is set during the count operation, the 16-bit counter is cleared to "0" asynchronously, and the counter stops.




Figure 3.2 Counter stop procedure

4. Registers

4.1. List of Registers

The registers and their addresses are shown as follows.

Peripheral function		Channel/Unit	Base address
			TYPE 1
Long term timer	LTTMR	ch0	0x4003FF00

Register name		Base address (Base +)
Long Term Timer Control Register	[LTTxCR0]	0x0000
Long Term Timer Data Register (Lower)	[LTTxVALL]	0x0001
Long Term Timer Data Register (Upper)	[LTTxVALH]	0x0002

Note: The register access should be done with Byte unit.

4.2. [LTTxCR0] (Long Term Timer Control Register)

Bit	Bit Symbol	After Reset	Type	Description
7:2	-	0	R	Read as "0".
1	TRUN	0	R/W	Setting of 16-bit counter operation 0: Count stop and clear 1: Count operation
0	-	0	R/W	Write as "0".

4.3. [LTTxVALL] (Long Term Timer Data Register (Lower))

Bit	Bit Symbol	After Reset	Type	Description
7:0	TMRVALL[7:0]	0x00	R/W	Lower Byte which should be compared with the value of the 16-bit counter.

Note: The setting should be done during [LTTxCR0]<TRUN>= 0.

4.4. [LTTxVALH] (Long Term Timer Data Register (Upper))

Bit	Bit Symbol	After Reset	Type	Description
7:0	TMRVALH[7:0]	0x00	R/W	Upper Byte which should be compared with the value of the 16-bit counter.

Note: The setting should be done during [LTTxCR0]<TRUN>= 0.

5. Example of Usage

Examples of the usage are shown in the followings.

(1) Start-up

[CGOSCCR] Oscillation setting of the internal high speed oscillator 2 (IHOSC2)

NVIC CLRENA<n> = 1 LTTMR interrupt is disabled.

	7	6	5	4	3	2	1	0	
[LTTxCR0]	X	X	X	X	X	X	0	0	Up-counter stops.
[LTTxVALL]	*	*	*	*	*	*	*	*	Interval time (Lower) is set.
[LTTxVALH]	*	*	*	*	*	*	*	*	Interval time (Upper) is set.

NVIC SETENA<n> = 1 LTTMR interrupt is enabled.

[LTTxCR0] X X X X X X 1 0 Up-counter starts up.

Note: X: Don't care
n: LTTMRx interrupt number

(2) Interval time change

NVIC CLRENA<n> = 1 LTTMR interrupt is disabled.

NVIC CLRPEND<n> = 1 Interrupt suspension is cleared.

	7	6	5	4	3	2	1	0	
[LTTxCR0]	X	X	X	X	X	X	0	0	Up-counter stops.
[LTTxVALL]	*	*	*	*	*	*	*	*	Interval time (Lower) is set.
[LTTxVALH]	*	*	*	*	*	*	*	*	Interval time (Upper) is set.

NVIC SETENA<n> = 1 LTTMR interrupt is enabled.

[LTTxCR0] X X X X X X 1 0 Up-counter starts up.

Note: X: Don't care
n: LTTMRx interrupt number

6. Revision History

Table 6.1 Revision History

Revision	Date	Description
1.0	2018-01-30	First release
1.1	2018-07-30	-Conventions Modified explanation of trademark 4.1.List of Registers Deleted: "TYPE2" of Base address

RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. **TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.**
- **PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE").** Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. **IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT.** For details, please contact your TOSHIBA sales representative.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- **ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.**
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. **TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.**