

**32-bit RISC Microcontroller**

**TXZ/TXZ+ Family**

**Reference Manual**

**Clock Selective Watchdog Timer**  
**(SIWDT-A)**

**Revision 3.2**

---

**2023-09**

**TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION**

## Contents

|  |    |
|--|----|
| Preface .....  | 4  |
| Related document.....  | 4  |
| Conventions .....  | 5  |
| Terms and Abbreviations .....  | 7  |
| 1. Outlines .....  | 8  |
| 2. Configuration.....  | 9  |
| 3. Function and Operation .....  | 10 |
| 3.1. Basic Operation .....   | 10 |
| 3.2. Clock Supply .....  | 10 |
| 3.3. Clock Selection Circuit .....   | 10 |
| 3.3.1. Clock Selection.....  | 10 |
| 3.3.2. Clock Run and Stop.....   | 10 |
| 3.4. Detection Time Control .....  | 10 |
| 3.5. Detection Behavior Control .....  | 10 |
| 3.6. Window Control.....   | 11 |
| 3.6.1. Clear Window Setting.....   | 11 |
| 3.7. Protection Control .....  | 12 |
| 3.7.1. Protection Mode .....   | 12 |
| 3.7.2. Oscillation Clock Control Bit of Internal High-speed Oscillator (IHOSC2)..... | 12 |
| 3.8. Monitor Register Control .....  | 12 |
| 3.9. Operation Status of Counter .....   | 12 |
| 4. Registers .....   | 13 |
| 4.1. List of Registers .....   | 13 |
| 4.2. Details of Registers .....  | 14 |
| 4.2.1. [SIWDxPRO] (Protection Register).....   | 14 |
| 4.2.2. [SIWDxEN] (Enable Register).....  | 14 |
| 4.2.3. [SIWDxCR] (Control Register) .....  | 14 |
| 4.2.4. [SIWDxMOD] (Mode Register) .....  | 15 |
| 4.2.5. [SIWDxMONI] (Count Monitor Register).....                                     | 15 |
| 4.2.6. [SIWDxOSCCR] (Oscillation Enable Register) .....                              | 16 |
| 5. Precaution .....  | 17 |
| 6. Revision History .....  | 18 |
| RESTRICTIONS ON PRODUCT USE.....   | 19 |

## List of Figures

|            |  |    |
|------------|--|----|
| Figure 2.1 | SIWDT block diagram .....                                | 9  |
| Figure 3.1 | Clear code writes during the clear window interval ..... | 11 |
| Figure 3.2 | Clear code writes before the clear window (1) .....      | 11 |
| Figure 3.3 | Clear code writes before the clear window (2) .....      | 11 |

## List of Tables

|           |  |    |
|-----------|--|----|
| Table 2.1 | List of Signals .....  | 9  |
| Table 5.1 | Count Clock Operation in Each Low-power Consumption Mode ..... | 17 |
| Table 6.1 | Revision History .....   | 18 |

## Preface

### Related document

| Document name                    |
|----------------------------------|
| Clock Control and Operation Mode |
| Exception                        |
| Power Supply and Reset Operation |
| Product Information              |

## Conventions

- Numeric formats follow the rules as shown below:
  - Hexadecimal: 0xABC
  - Decimal: 123 or 0d123 – Only when it needs to be explicitly shown that they are decimal numbers.
  - Binary: 0b111 – It is possible to omit the “0b” when the number of bit can be distinctly understood from a sentence.
- “\_N” is added to the end of signal names to indicate low active signals.
- It is called “assert” that a signal moves to its active level, “deassert” to its inactive level.
- When two or more signal names are referred, they are described like as [m: n].  
Example: S[3: 0] shows four signal names S3, S2, S1 and S0 together.
- The characters surrounded by [ ] defines the register.  
Example: [ABCD]
- “n” substitutes suffix number of two or more same kind of registers, fields, and bit names.  
Example: [XYZ1], [XYZ2], [XYZ3] → [XYZn]
- “x” substitutes suffix number or character of units and channels in the Register List.  
In case of unit, “x” means A, B, and C ...  
Example: [ADACR0], [ADBCR0], [ADCCR0] → [ADxCR0]  
In case of channel, “x” means 0, 1, and 2...  
Example: [T32A0RUNA], [T32A1RUNA], [T32A2RUNA] → [T32AxRUNA]
- The bit range of a register is written like as [m: n].  
Example: Bit[3: 0] expresses the range of bit 3 to 0.
- The configuration value of a register is expressed by either the hexadecimal number or the binary number.  
Example: [ABCD]<EFG> = 0x01 (hexadecimal), [XYZn]<VW> = 1 (binary)
- Word and Byte represent the following bit length.
  - Byte: 8 bits
  - Half word: 16 bits
  - Word: 32 bits
  - Double word: 64 bits
- Properties of each bit in a register are expressed as follows:
  - R: Read only
  - W: Write only
  - R/W: Read and Write are possible
- Unless otherwise specified, register access supports only word access.
- The register defined as reserved must not be rewritten. Moreover, do not use the read value.
- The value read from the bit having default value of “-” is unknown.
- When a register containing both of writable bits and read-only bits is written, read-only bits should be written with their default value, In the cases that default is “-“, follow the definition of each register.
- Reserved bits of the Write-only register should be written with their default value. In the cases that default is “-“, follow the definition of each register.
- Do not use read-modified-write processing to the register of a definition which is different by writing and read out.

All other company names, product names, and service names mentioned herein may be trademarks of their respective companies.

## Terms and Abbreviations

Some of abbreviations used in this document are as follows:

SIWDT      Clock Selective Watchdog Timer

## 1. Outlines

When the CPU executes mal function (a runaway) caused by a noise or others, the watchdog timer detects it and gives a trigger to the CPU to resume the correct function.

| Function Classification | Function  | Operation   |
|-------------------------|---|---|
| Timer Control           | Clock selection   | It is possible to select the source clock of runaway detection from "f <sub>sys</sub> /4", "fIHOSC1", "fIHOSC2".  |
|                         | Detection time control  | It is possible to select the detection time between 2 <sup>15</sup> to 2 <sup>29</sup> count of the selection clock.  |
| Decision Control        | Window selection  | It is possible to select the clear window of runaway detection from "No settings", "Later 1/2" and "Last 1/4".  |
| Detection Control       | Detection behavior  | It is possible to select behavior of the runaway detection from "Interrupt" and "Reset".  |
| Protection Control      | Mode selection  | It is possible to select the "Protection A mode" which cannot be released except for RESET, and "Protection B mode" which can be released by <b>[SIWDxPRO]&lt;PROTECT&gt;</b> . |
|                         | Control of modification of the oscillation clock control bit of the internal high-speed oscillator (IHOSC2) | It is possible to control modification of the oscillation clock control bit of the internal high-speed oscillator (IHOSC2).   |

## 2. Configuration

Figure 2.1 shows the block diagram of the watchdog timer.




Figure 2.1 SIWDT block diagram

Table 2.1 List of Signals

| No. | Symbol       | Signal Name   | I/O    | Related Reference Manual   |
|-----|--------------|---|--------|--|
| 1   | $f_{sys}$    | System Clock  | Input  | Clock Control and Operation Mode   |
| 2   | $f_{IHOSC1}$ | Internal Oscillator 1   | Input  | Clock Control and Operation Mode   |
| 3   | $f_{IHOSC2}$ | Internal Oscillator 2   | Input  | Clock Control and Operation Mode   |
| 4   | INTWDTx      | Watchdog Timer Interrupt  | Output | Exception  |
| 5   | WDTRSTOUT    | Watchdog Timer Reset  | Output | Clock Selective Watchdog Timer<br>Clock Control and Operation Mode<br>(Note) |
| 6   | OSCPRO       | Control of modification of the oscillation clock control bit of the internal high-speed oscillator (IHOSC2) | Output | Product Information  |

Note: Refer to “Clock Selective Watchdog Timer” for TXZ family and “Clock Control and Operation Mode” for TXZ+ family.

## 3. Function and Operation

### 3.1. Basic Operation

The watchdog timer (WDT) is for detecting malfunctions (runaway) of the CPU caused by noises or other disturbances and remedying them to return the CPU to normal operation.

If the watchdog timer detects a runaway, it generates a INTWDTx interrupt or reset. When the clear code (0x4E) is written to the *[SIWDxCR]* register, the counter is cleared and re-starts the count.

### 3.2. Clock Supply

The SIWDT starts the count immediately after the reset is deasserted. The selected clock is "the system clock (fsys) of 4 division" at that time. If the watchdog timer is not used, it should be disabled. When the setting is changed, it should be disabled, too.

### 3.3. Clock Selection Circuit

#### 3.3.1. Clock Selection

The clock which is selected from "the system clock (fsys) of 4 division", "internal oscillation clock 1 (f<sub>IHOSC1</sub>)", and "internal oscillation clock 2 (f<sub>IHOSC2</sub>)" by *[SIWDxMOD]<WDCLS>*, is used as input clock.

#### 3.3.2. Clock Run and Stop

If you want to stop the count clock, you should confirm that the SIWDT is stopping.

The operation of SIWDT set to "1" to *[SIWDxEN]<WDTE>*.

The *[SIWDxCR]* register should be set to disable code(0xB1) after the *[SIWDxEN]<WDTE>* set to "0" for stopping SIWDT. The SIWDT is disabled, and counter is cleared.

### 3.4. Detection Time Control

The detection time is selected from among  $2^{15}$ ,  $2^{17}$ ,  $2^{19}$ ,  $2^{21}$ ,  $2^{23}$ ,  $2^{25}$ ,  $2^{27}$  and  $2^{29}$  by *[SIWDxMOD]<WDTP[2:0]>*.

### 3.5. Detection Behavior Control


The generator which is selected by the *[SIWDxMOD]<RESCR>* after the elapse of detection time, is "watchdog timer interrupt(INTWDTx)", or "reset".

### 3.6. Window Control

#### 3.6.1. Clear Window Setting

The clear window is selected with  $[SIWDxMOD]<WDCWD>$  from among none specified, the latter half of the detection interval, and the last quarter of the detection interval.


If the clear code is written during the clear window interval, the counter is cleared and re-starts the count.



**Figure 3.1 Clear code writes during the clear window interval**


If the clear code is written before the clear window, the operation is as follows according to the setting of  $[SIWDxMOD]<RESCR>$ .

When  $[SIWDxMOD]<RESCR> = 1$  and the reset generation is enabled, the reset is asserted and the SIWDT becomes the initialization state.



**Figure 3.2 Clear code writes before the clear window (1)**

When  $[SIWDxMOD]<RESCR> = 0$  or the INTWDTx generation is enabled, the INTWDTx is generated and  $[SIWDxMOD]<INTF>$  is set to 1 every write of the clear code. The counter continues the count and the INTWDTx is generated at the detection time, again.



**Figure 3.3 Clear code writes before the clear window (2)**

## 3.7. Protection Control

### 3.7.1. Protection Mode

There are two types of protection modes to prevent from unexpected writing. Its setting should be done while  $[SIWDxEN]<WDTE>$  is “1”.

(a) Protection A mode

$[SIWDxPRO]<PROTECT>$  should be set to 0xA9 to select the protection A mode.

Only 0x4E (Clear code) can be written to  $[SIWDxCR]<WDCR>$  in this mode. Other code write is ignored.

The protection A mode can be cleared only by the reset initialization.

(b) Protection B mode

$[SIWDxPRO]<PROTECT>$  should be set to 0x74 to select the protection B mode.

Only 0x4E (Clear code) can be written to  $[SIWDxCR]<WDCR>$  and only 0x1E (protection B mode clear) can be written to  $[SIWDxPRO]<PROTECT>$ . Other code write to the fields is ignored.

### 3.7.2. Oscillation Clock Control Bit of Internal High-speed Oscillator (IHOSC2)

When  $[SIWDxOSCCR]<OSCPRO>$  is set to “1”, the write is inhibited to the oscillation clock control bit of the internal high-speed oscillator (IHOSC2).

For the internal oscillation clock control bit, refer to Reference Manual “Product Information”.

## 3.8. Monitor Register Control

The  $[SIWDxMONI]<MONI[29:0]>$  should be read multiple times. When the read value is different, it is shown that the counter is working.

## 3.9. Operation Status of Counter

In debug halt, the counter of SIWDT is stopped.

Refer to Reference Manual “Clock Control and Operation Mode” for each operation mode.

## 4. Registers

### 4.1. List of Registers

The control registers and their addresses are shown as follows:

| Peripheral function |       | Channel /Unit | Base address |            |            |
|---------------------|-------|---------------|--------------|------------|------------|
|                     |       |               | TYPE 1       | TYPE 2     | TYPE 3     |
| Watchdog Timer      | SIWDT | ch0           | 0x400BB400   | 0x400A0600 | 0x40040600 |
|                     |       | ch1           | -            | 0x400A0700 | 0x40040700 |

Note: The channel/unit and base address type are different by products. Please refer to "Products Information" of the reference manual for the details.

| Register Name               |                     | Address (Base+) |
|-----------------------------|---------------------|-----------------|
| Protection Register         | <b>[SIWDxPRO]</b>   | 0x0000          |
| Enable Register             | <b>[SIWDxEN]</b>    | 0x0004          |
| Control Register            | <b>[SIWDxCR]</b>    | 0x0008          |
| Mode Register               | <b>[SIWDxMOD]</b>   | 0x000C          |
| Count Monitor Register      | <b>[SIWDxMONI]</b>  | 0x0010          |
| Oscillator Control Register | <b>[SIWDxOSCCR]</b> | 0x0014          |

## 4.2. Details of Registers

### 4.2.1. [SIWDxPRO] (Protection Register)

| Bit  | Bit Symbol   | After Reset | Type | Function  |
|------|--------------|-------------|------|---|
| 31:8 | -            | 0           | R    | Read as "0"   |
| 7:0  | PROTECT[7:0] | 0x1E        | R/W  | Protection mode<br>0x1E: No protection<br>0xA9: Protection A mode setting<br>0x74: Protection B mode setting<br><br>The other settings are ignored. |

Note: When [SIWDxEN]<WDTF> is "Operating," this field can be written except in the protection A mode.

### 4.2.2. [SIWDxEN] (Enable Register)

| Bit  | Bit Symbol | After Reset | Type | Function  |
|------|------------|-------------|------|---|
| 31:2 | -          | 0           | R    | Read as "0"   |
| 1    | WDTF       | 1           | R    | Operation flag<br>0: Stop<br>1: Operating<br><br>SIWDT operation status is shown.   |
| 0    | WDTE       | 1           | R/W  | Enable or Disable control<br>0: Disabled.<br>1: Enabled.<br><br>When the watchdog timer is disabled, it is necessary to disable that this bit should be set to 0 and then the disable code (0xB1) should be written to [SIWDxCR]<WDCR>. [SIWDxEN]<WDTE> should be set to 1 to return to the enable state. |

### 4.2.3. [SIWDxCR] (Control Register)

| Bit  | Bit Symbol | After Reset | Type | Function  |
|------|------------|-------------|------|---|
| 31:8 | -          | 0           | R    | Read as "0"   |
| 7:0  | WDCR[7:0]  | Undefined   | W    | Disable code and Clear code<br>0xB1: Disable code<br>0x4E: Clear code<br><br>The other code writes are ignored. |

## 4.2.4. [SIWDxMOD] (Mode Register)

| Bit   | Bit Symbol | After Reset | Type | Function   |
|-------|------------|-------------|------|--|
| 31:14 | -          | 0           | R    | Read as "0"  |
| 13:12 | WDCLS[1:0] | 00          | R/W  | Clock selection<br>00: fsys/4<br>01: internal oscillation clock (IHOSC1)<br>10: internal oscillation clock (IHOSC2)<br>11: Reserved.   |
| 11    | -          | 0           | R    | Read as "0"  |
| 10:8  | WDTP[2:0]  | 000         | R/W  | Detection time selection<br>( $f_{WD} =$ The clock which is selected by <WDCLS>)<br>000: $2^{15}/f_{WD}$<br>001: $2^{17}/f_{WD}$<br>010: $2^{19}/f_{WD}$<br>011: $2^{21}/f_{WD}$<br>100: $2^{23}/f_{WD}$<br>101: $2^{25}/f_{WD}$<br>110: $2^{27}/f_{WD}$<br>111: $2^{29}/f_{WD}$ |
| 7:6   | -          | 0           | R    | Read as "0"  |
| 5:4   | WDCWD[1:0] | 00          | R/W  | Clear window setting<br>00: No settings<br>01: Latter 1/2<br>10: Last 1/4<br>11: Reserved.   |
| 3:2   | -          | 0           | R    | Read as "0"  |
| 1     | INTF       | 0           | R    | INTWDTx generation by the clear code write before the clear window<br>0: Not generated.<br>1: Generated.   |
|       |            |             | W    | The clear set of flag<br>0: don't care<br>1: clear to "0"  |
| 0     | RESCR      | 1           | R/W  | Operation after the runaway detection<br>0: INTWDTx interrupt request is generated.<br>1: Reset is asserted to MCU.  |

Note: This can be written when [SIWDxEN]<WDTF> is "Stop" except in the protection setting state.

## 4.2.5. [SIWDxMONI] (Count Monitor Register)

| Bit   | Bit Symbol | After Reset | Type | Function  |
|-------|------------|-------------|------|---|
| 31:30 | -          | 0           | R    | Read as "0"   |
| 29:0  | MONI[29:0] | Undefined   | R    | Counter monitor<br>This register should be read multiple times. When the read values are different, it is shown that the counter is working. The read value is not precisely correct. It should be used as a reference value. |

## 4.2.6. [SIWDxOSCCR] (Oscillation Enable Register)

| Bit  | Bit Symbol | After Reset | Type | Function  |
|------|------------|-------------|------|---|
| 31:1 | -          | 0           | R    | Read as "0"   |
| 0    | OSCPRO     | 0           | R/W  | Write protection for the oscillation clock control bit of the internal high-speed oscillator (IHOSC2). (Note2)<br>0: Disable<br>1: Enable |

Note1: When [SIWDxEN]<WDTF> is "Stop", this bit can be written except in the protection setting state.

Note2: For the oscillation clock control bit of the internal high-speed oscillator (IHOSC2), refer to Reference Manual "Product Information".

## 5. Precaution

- When *[SIWDxPRO]* is “0x1E”(No protection) or “0x74” (Protection B mode)  
Before CPU transfer low-power consumption mode (STOP1/STOP2/IDLE) from Normal mode, the watchdog timer should be disabled. For details of setting procedure, refer to the Reference Manual “Clock Control and Operation Mode”.
- When *[SIWDxPRO]* is “0x9A” (Protection A mode)  
The count clock operation in each low-power consumption mode is shown in Table 5.1. For the oscillation clock control bit of the internal high-speed oscillator (IHOSC2), refer to the Reference Manual “Product Information”.

**Table 5.1 Count Clock Operation in Each Low-power Consumption Mode**

| Count clock         |   | IDLE mode | STOP1 mode |
|---------------------|---|-----------|------------|
| fsys/4              |   | Keep up   | Stopped    |
| f <sub>IHOSC1</sub> |   | Keep up   | Stopped    |
| f <sub>IHOSC2</sub> | When oscillation clock control bit is <i>[CGOSCCR]</i> <IHOSC2EN> | Keep up   | Stopped    |
|                     | When oscillation clock control bit is <i>[RLMLOSCCR]</i> <POSCEN> | Keep up   | Keep up    |

## 6. Revision History

Table 6.1 Revision History

| Revision | Date       | Description  |
|----------|------------|--|
| 1.0      | 2017-09-08 | First release  |
| 2.0      | 2018-03-23 | <ul style="list-style-type: none"> <li>- 3.5 Detection Behavior Control<br/>Added INTWDTx in "watchdog timer interrupt"</li> <li>- 3.9 Operation Mode and Operation Status<br/>Added Table 3.1</li> <li>- 4.1 List of Register<br/>Modified Note</li> <li>- 4.2.4 <b>[SIWDxMOD]</b><br/>Modified INTWDT to INTWDTx of &lt;INTF&gt;&lt;RESCR&gt;</li> <li>- Precaution<br/>Modified explanation</li> </ul>  |
| 3.0      | 2018-06-19 | <ul style="list-style-type: none"> <li>- 1 Outlines<br/>Deleted Table title</li> <li>- 4.1 List of Registers<br/>Added base address of TYPE2(ch1) and TYPE3</li> <li>- 4.2.3 <b>[SIWDxCR]</b><br/>Modified after reset value of &lt;WDCR[7:0]&gt; to undefined</li> <li>- 4.2.5 <b>[SIWDxMONI]</b><br/>Modified after reset value of &lt;MONI[29:0]&gt; to undefined</li> </ul>  |
| 3.1      | 2023-06-14 | <ul style="list-style-type: none"> <li>- 1. Outlines<br/>Name and description of the 2nd function of "Protection Control" are changed.</li> <li>- Table 2.1 List of Signals<br/>Signal name and related reference manual of OSCPRO are changed.</li> <li>- 3.2. Clock Supply<br/>The description is changed.</li> <li>- 3.7.2. Oscillation Clock Control Bit of Internal High-speed Oscillator (IHOSC2)<br/>The description for the oscillation clock control bit of the internal high-speed oscillator (IHOSC2) is changed.</li> <li>- 3.9. Operation Status of Counter<br/>A table is deleted.<br/>The description for the counter is changed.</li> <li>- 4.2.6. <b>[SIWDxOSCCR]</b> (Oscillation Enable Register)<br/>The description for &lt;OSCPRO&gt; is changed.<br/>Note 2 is changed.</li> <li>- 5. Precaution<br/>The description is changed.</li> </ul> |
| 3.2      | 2023-09-15 | <ul style="list-style-type: none"> <li>- Table 2.1 List of Signals<br/>Corrected reference manual name for WDTRSTOUT.</li> </ul>   |

## RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. **TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.**
- **PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE").** Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. **IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT.** For details, please contact your TOSHIBA sales representative or contact us via our website.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- **ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.**
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. **TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.**