TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

# TC9256APG, TC9256AFG, TC9257APG, TC9257AFG

#### PLL for DTS

The TC9256APG, TC9256AFG, TC9257APG and TC9257AFG are phase-locked loop (PLL) LSIs for digital tuning systems (DTS) with built-in two-modulus prescalers.

All functions are controlled through three serial bus lines.

These LSIs are used to configure high-performance digital tuning systems.

#### Features

- Suitable for use in digital tuning systems in high-fi tuners and car stereos.
- Built-in prescalers operate at an input frequency ranging from 30 to 150 MHz during FM<sub>IN</sub> input (with two-modulus prescaler) and at 0.5 to 40 MHz during AM<sub>IN</sub> input (with two-modulus prescaler or direct dividing)
- 16-bit programmable counter, dual parallel output phase comparator, crystal oscillator and reference counter
- 3.6 MHz, 4.5 MHz, 7.2 MHz or 10.8 MHz crystal oscillators can be used.
- 15 possible reference frequencies (when using 4.5 MHz crystal):ref. = 0.5 k, 1 k, 2.5 k, 3 k, 3.125 k, 3.90625 k, 5 k, 6.25 k, 7.8125 k, 9 k, 10 k, 12.5 k, 25 k, 50 k and 100 kHz.
- Built-in 20-bit general-purpose counter for such uses as measuring intermediate frequencies (IFIN1 and IFIN2) and low-frequency pilot signal cycles (SCIN). (No cycle measurement function is available on the TC9256APG and TC9256AFG.)
- High-precision (±0.55 to ±7.15 µs) PLL phase error detection
- Numerous general-purpose I/O pins for such uses as
  peripheral circuit control
- Four N-channel open-drain output ports (OFF withstanding voltage: 12 V) for such uses as control signal output. (TC9256APG and TC9256AFG have only three ports.)
- Standby mode function (turns off FM, AM and IF amps) to save current consumption
- All functions controlled through three serial bus lines
- CMOS structure with operating power supply range of VDD =  $5.0 \pm 0.5$  V.
- 16-pin DIP (TC9256APG), 20-pin DIP (TC9257APG), 16-pin SOP (TC9256AFG), 20-pin SOP (TC9257AFG) packages



P-DIP16-300-2.54A: 1.0 g (typ.) P-DIP20-300-2.54A: 1.24 g (typ.) P-SOP16-300-1.27A: 0.16 g (typ.) P-SOP20-300-1.27A: 0.48 g (typ.)



Note: There are no pins marked • in the TC9256APG or TC9256AFG. Pin names and numbers in parentheses apply to the TC9256APG and TC9256AFG. Other pins are common to the TC9256APG, TC9256AFG, TC9257APG and TC9257AFG.

### **Pin Function**

Pin No.	Symbol	Pin Name	Function	Circuit Diagram
1	хт	Crystal oscillator	Connects a 3.6 MHz, 4.5 MHz, 7.2 MHz or 10.8 MHz crystal oscillator to supply	r F v <sub>DD</sub>
2	xτ	pins	reference frequency and internal clock.	
3	PERIOD	Period signal input	Serial I/O ports. These pins transfer data	
4	CLOCK	Clock signal input	to and from the controller to set divisors and dividing modes, and to control the general-purpose counter and general-purpose I/O ports.	Schmitt input
5	DATA	Serial data input/output	general-purpose i/o ports.	DATA
6	OT-1		N-channel open drain port pins, for such	
7	OT-2	General-purpose	uses as control signal output. These pins are set to the OFF state when power is turned on.	
8	OT-3	output ports	(On the TC9256APG and TC9256AFG, OT-4 can be used as a CMOS output pin by being switched with DO2.)	N-channel open drain
9 (—)	OT-4			
10 (—)	I/O-5/CLK	General-purpose I/O	The CMOS structure allows free use of these ports for input or output. Ports are set for input when the power is turned on.	
11 (—)	I/O-6	ports	On the TC9257APG and TC9257AFG, 1/O-5 can be switched for use as a system clock output pin.	
13 (10)	AMIN	Programmable	These pins input FM and AM band local oscillator signals These pins feature	
14 (11)	FMIN	counter input	built-in amps. Connecting a capacitor permits low-amplitude operation.	
16 (13)	I/O-9 (-6) /IF <sub>IN2</sub>	General-purpose I/O ports /General-purpose	General-purpose I/O port input/output pins. Can be switched for use as input pins to measure general-purpose counter frequencies. The frequency measurement function has such uses as measuring intermediate frequencies (IF).	
17 (14)	I/O-8 (-5) /IF <sub>IN1</sub>	counter frequency measurement input	These pins feature built-in amps. Connecting a capacitor permits low-amplitude operation. Note: These pins are set for input when power is turned on.	

Pin No.	Symbol	Pin Name	Function	Circuit Diagram
18 (—)	I/O-7/SC <sub>IN</sub>	General-purpose I/O ports /General-purpose counter cycle measurement input	General-purpose I/O port input/output pin. Can be switched for use as signal input pin to measure low-frequency signal cycles. (Not available on the TC9256APG and TC9256AFG.) Note: This pin is set for input when power is turned on.	
19 (15)	DO1	Phase comparator output	These pins are for phase comparator tristate output. DO1 and DO2 are output in parallel.	
20 (16)	DO2 (DO2/OT-4)	(General-purpose	(On the TC9256APG and TC9256AFG, DO2 can be switched for use as a general-purpose output port.)	
15 (12)	GND		Applies 5.0 V ± 10%.	
12 (9)	V <sub>DD</sub>	Power supply pins		

Note 1: Pin numbers 1 to 8 are common to the TC9256APG, TC9256AFG, TC9257APG and TC9257AFG.

Note 2: Pin names and numbers in parentheses apply to the TC9256APG and TC9256AFG.

#### **Functions and Operation**

#### Serial I/O Ports

As the block diagram shows, the functions of the TC9256APG, TC9256AFG, TC9257APG and TC9257AFG are controlled by setting data in the 48 bits contained in each of the two sets of 24-bit registers. Each bit of data in these registers is transferred through the serial ports between the controller and the DATA, CLOCK and PERIOD pins. Each serial transfer consists of a total of 32 bits, with 8 address bits and 24 data bits.

Since all functions are controlled in units of registers, the explanation here focuses on the 8-bit addresses and functions of each register.

These registers consist of 24 bits and are selected by an 8-bit address.

A list of the address assignments for each register is given below under Register Assignments.

Register	Address	24-Bit Composition	No. of	Bits
Input Register 1	D0H	PLL divisor setting Reference frequency setting PLL input and mode setting Crystal oscillator selection	Total	16 4 2 2 24
Input Register 2	D2H	General-purpose counter control (Including lock-detection bit control) I/O port and general-purpose counter switching bits I/O-5/CLK pin switching bit (DO2/OT-4 pin switching bit for TC9256APG and TC9256AFG) DO pin control TEST bit I/O port control (Also used as general-purpose counter input-selection bits) Output data		4 3 1 1 5 9 24
Output Register 1	D1H	General-purpose counter numeric data Not used	Total	22 2 24
Output Register 2	D3H	Lock detection data I/O port control data Output data Input data (undefined during output port selection) Not used	Total	5 5 4 5 5 24

On the falling edge of the PERIOD signal, the input data is latched in register 1 or register 2 and the function is performed.

On the ninth falling edge of the CLOCK signal, the output data is latched in parallel in the output registers. The data are subsequently output serially from the data pin.

### **Register Assignments**



\*2: The data is "0" on the TC9256APG and TC9256AFG.

\*3: Bit names in parentheses "( )" apply to the TC9256APG and TC9256AFG.

\*4: Data is undefined.

\*5: Set data to "0" for the TEST bit.

#### Serial Transfer Format

The serial transfer format consists of 8 address bits and 24 data bits (Figure 1). Addresses D0H to D3H are used.



Serial data transfer

Serial data are transferred in sync with the clock signal. In the idle state, the PERIOD, CLOCK and DATA pin lines are all set to "H" level. When the period signal is at "L" level, serial data transfer starts at the falling edge of the clock signal. Data transfer ends when the period signal is set to "L" level while the clock signal is at "H" level. Once serial data transfer has begun, however, no more than 8 falls of the clock signal can occur during the time the period signal is at "L" level.

Since the receiving side receives the serial data as valid data at the rising edge of the clock signal, it is effective for the sending side to produce output in sync with the falling edge of the clock signal.

To receive serial data from the output registers (D1H, D3H), set the serial data output to high impedance after the 8-bit address is output but before the next falling edge of the clock signal.

Data reception subsequently continues until the period signal becomes "L" level; data transfer ends just before the rising edge of the period signal. Therefore, the data pin must have an open-drain or tristate interface.

Note 1: When power is turned on, some internal circuits have undefined states. To set the internal circuit state, execute a dummy data transfer before performing regular data transfer.

Note 2: Times t1 to t8 have the following values:

$\langle \rangle$	t1 ≧ 1.0 μs	
$\geq$	t2 ≧ 1.0 μs	
	t3 ≧ 0.3 μs	
$\searrow$	$t4 \geqq 0.3 \ \mu\text{s}$	$\searrow$
	$t5 \geqq 0.3 \ \mu\text{s}$	
	t6 $\ge$ 1.0 $\mu$ s	
	t7 ≧ 1.0 µs	
	t8 ≧ 0.3 μs	

Note 3: Asterisks represent numbers taken from addresses, as in D\*H.

#### Crystal Oscillator Pins (XT, XT)

As Figure 2 shows, the clock required for internal operation is produced by connecting a crystal oscillator between capacitors. Use the crystal oscillator selection bit to select an oscillating frequency of 3.6 MHz, 4.5 MHz, 7.2 MHz or 10.8 MHz to match that of the crystal oscillator being used.



A

#### **Reference Counter (Reference Frequency Divider)**

The reference counter section consists of a crystal oscillator and a counter.

A crystal oscillator frequency of 3.6 MHz, 4.5 MHz, 7.2 MHz or 10.8 MHz can be selected. A maximum of 15 reference frequencies can be generated.

-				-	<b>Jency</b> set using bits R0 to R3.					
									RO	R1 R2 R3
L									$\overline{\mathcal{A}}$	
R	0	R1	R2	R3	REFERENCE FREQUENCY	RO	RÎ	R2	R3	REFERENCE FREQUENCY
	0	0	0	0	0.5 kHz	0	0	$\sqrt{0}$	1	*7.8125 kHz
	1	0	0	0	1 kHz	1	10	))0	1 <	9 kHz
	D	1	0	0	2.5 kHz	0		0	1	10 kHz
	1	1	0	0	3 kHz	1	7	0	1	12.5 kHz
	2	0	1	0	3.125 kHz	0	0	1	1 (	25 kHz
	1	0	1	0	*3.90625 kHz	7	0	1	1	50 kHz
	5	1	1	0	5 kHz	0	1	1	1	100 kHz
	1	1	1	0	6.25 kHz	1	1			Standby mode (*1

- Note 1: Reference frequencies marked with an asterisk "\*" can only be generated with a 4.5 MHz crystal oscillator.
- Note 2: (\*1) Standby mode

Standby mode occurs when bits R0, R1, R2 and R3 are all set to "1". In standby mode, the programmable counter stops, and FM, AM and IFIN (when IFIN is selected) are set to "amp off" state (pins at "L" level). This saves current consumption when the radio is turned off. The DO pins become high impedance during standby mode.

During standby mode, the I/O ports (I/O-5 to I/O-9) and output ports (OT1 to OT4) can be controlled and the crystal oscillator can be turned on and off.

Note 3: The system is set to standby mode when power is turned on. At this time, the crystal oscillator is not oscillating and the I/O ports are set to input mode.

#### Programmable Counter

The programmable counter section consists of a 1/2 prescaler, a two-modulus prescaler and a 4 bit + 12 bit programmable binary counter.

#### 1. Setting of Programmable Counter

16 bits of divisor data and 2 bits indicating the dividing mode are set in the programmable counter.

(1) Setting dividing mode

The FM and MODE bits are used to select the input pin and the dividing mode (pulse-swallow mode or direct dividing mode). There are fourtypes of mode, as shown in the table below. Select one based on the frequency band being used.

	LJL	,				INISD
Address D0H	+				$\square(\mathbb{C})$	FM MODE
	Ţ	ţ				
MODE	FM	MODE	DIVIDING MODE	TYPICAL RECEIVING BAND	INPUT FREQUENCY RANGE	
LF	0	0	Direct dividing mode	LW, MW, SWL	0.5 to 20 MHz	
HF	0	1		SWH	1 to 40 MHz	AMIN
FML	1	0	Pulse-swallow mode	FM	30 to 130 MHz 30 to 150 MHz	FMIN n
FMH	1	1	1/2 + pulse-swallow mode	FM	30 to 130 MHz	2·n

(2) Setting divisor

LSB

2<sup>0</sup>

P1 P2 P3 P4 P5 P6 P7 P8 P9 P10 P11

The divisor for the programmable counter is set as binary data in bits P0 to P15.

• Pulse-swallow mode (16 bits)

Address D0H P0

Divisor setting range (pulse-swallow mode): n = 210H to FFFFH (528 to 65535)

Note: In the 1/2 + pulse-swallow mode, the actual divisor is twice the programmed value.

P12 P13

P14 P15

• Direct dividing mode (12 bits)

> Divisor setting range (direct dividing mode): n = 10H to FFFH (16 to 4095) With the direct dividing mode, data P0 to P3 are don't-care and bit P4 is the LSB.

MSB

#### 2. Prescaler and Programmable Counter Circuit Configuration

(1) Pulse-swallow mode circuit configuration



This circuit consists of a two-modulus prescaler, a 4-bit swallow counter and a 12-bit programmable counter. During  $FM_{IN}$  (FM<sub>H</sub> mode), a 1/2 prescaler is added to the preceding step.



#### **General-Purpose Counter**

The general-purpose counter is a 20-bit counter. It has such uses as counting AM/FM band intermediate frequencies (IF) and detecting auto-stop signals during auto-search tuning. It also features a cycle measurement function for such uses as measuring low-frequency pilot signal cycles. The TC9256APG and TC9256AFG do not have the cycle measurement function (SCIN mode). General-purpose counter pins can also be used as I/O ports.

#### 1. General-Purpose Counter Control Bits



(3) Bits M7, M8 and M9...... M7 (\*1) sets the state for pin I/O-7/SCIN; M8 (M5) sets the state for pin I/O-8/IFIN1; M9 (M6), for pin I/O-9/IFIN2.

These operations are valid when bits SC, IF1 and IF2 are all set to 1.



#### 2. General-Purpose Counter Circuit Configuration

The general-purpose counter section consists of input amps, a gate time control circuit and a 20-bit binary counter.



Note1:  $IF_{IN1}$  and  $IF_{IN2}$  input have built-in amps. Connecting a capacitor permits low-amplitude operation. Note2:  $SC_{IN}$  is configured for CMOS input; therefore input signals should be logic level.

#### **General-Purpose I/O Ports**

These LSIs feature general-purpose output and I/O ports that are controlled through the serial ports.

Input/Output Form	TC9256APG, TC9256AFG	TC9257APG, TC9257AFG	Input/Output Configuration
Output ports	Dedicated: 3 ports Maximum: 4 ports (1 port for CMOS output)	Dedicated: 4 ports	N-channel open-drain output
I/O ports	Maximum: 2 ports	Dedicated: 1 port Maximum: 5 ports	CMOS input/output

#### 1. General-Purpose Output Ports (OT-1to OT-4)

Pins OT-1to OT-4 are general-purpose dedicated output ports used for control signal output. They are configured for N-channel open-drain output and have an off withstanding voltage of 12 V.

The data set in bits O1to O4 of the input register (D2H) are output in parallel from their corresponding dedicated output port pins OT-1to OT-4. The TC9256APG and TC9256AFG do not have the dedicated output port OT-4, but setting the input register (D2H) CLK (O4C) bit to "1" converts pin DO2 into an output port OT-4 (configured for CMOS output).

The data set in bits O1to O4 of the input register (D2H) can also be read from the DATA pins as output register (D3H) serial data O1to O4.

(1) TC9257APG and TC9257AFG





Note 2: (\*1) indicates the output state when the DO2/OT-4 pin is switched for use as an OT-4 output pin (configured for CMOS output).

(3) Output register ...... The data set in bits O1 to O4 of the input register can be read as serial data O1 to O4 from the output register (D3H).



- Note2: Bit names in parentheses "()" apply to the TC9256APG and TC9256AFG.
- Note3: Bits marked with (\*1) cannot be set on the TC9256APG and TC9256AFG.



MSB

- Note1: Bit names in parentheses "( )" apply to the TC9256APG and TC9256AFG.
- Note2: Bits marked with (\*1) cannot be set on the TC9256APG and TC9256AFG.

Data is "0" for bits marked with (\*2) on the TC9256APG and TC9256AFG.

- Note3: When pins I/O-5 to I/O-9 are used for output, the data in I5~I9 of the output register (D3H) is undefined.
- When power is turned on, input register (D2H) I/O port control bits C5, C6 and M7 to M9 and Note4: output data bits O5 to O9 are set to "0".

(General-purpose I/O ports are set as input ports. Pins used both as general-purpose I/O ports and general-purpose counter input are set for I/O port input. The output state of general-purpose output ports is set to high impedance (N-channel open drain output = off).

On TC9256APG and TC9256AFG, pins I/O-5 and I/O-6 also serve as general-purpose counter Note5: input pins. Therefore, bits IF1 and IF2 of input register 2 must be set to "0" when these pins are used as I/O ports.

A typical example of data setting for general-purpose counter and I/O port use is shown below.

TC9257APG and TC9257AFG ٠

LSB

Address D2H

	M7 M8 M9 "1" "1" "0"	
$ \rightarrow \bigcirc$		75
1/0-7/SCIN	1/0-871FIN1	1/0-9/IFIN2
1/0-7	IEIN1	IFIN2
Output port	Input enabled	Input pulled down
	1/0-7	1/0-7/\$CIN 1/0-871FIN1 1/0-7 1/0-7 1/0-871FIN1 1/0-7 1/0-7 1/0-871FIN1

As shown above, the pins can be switched as required to enable use as an I/O port or general-purpose counter.

#### **Phase Comparator**

The phase comparator outputs the phase error after comparing the phase difference of the reference frequency signal supplied by the reference counter and the divided output from the programmable counter. The frequencies and phase differences of these two signals are then equalized by passing them through low-pass filters. These signals then control the VCOs.

The filter constants can be customized for FM and AM bands since the signals are output in parallel from the phase comparator then pass through the two tristate buffer pins, DO1 and DO2.



The figures above show the DO output timing chart and a typical active low-pass filter circuit featuring a Darlington connection between the FET and transistor.

The filter circuit shown above is just one example. Actual circuits should be designed based on the band composition and the properties desired from the system.

Note: On the TC9256APG and TC9256AFG, pin DO2 can be switched for use as pin OT-4.

#### **Lock Detection Bits**

The lock detection bits detect locked states in the PLL system. These systems have an unlock detection bit (unlock bit), which is used to detect, using the reference frequency cycle, the phase difference between the reference frequency and the divided output of the programmable counter. These systems also have phase error detection bits (bits PE1to PE3), which are capable of more precise detection ( $\pm 0.55$  µs to  $\pm 7.15$  µs).

#### 1. Unlock Detection Bit (UNLOCK)

This bit detects, using the reference frequency cycle, the phase difference between the reference frequency and the divided output of the programmable counter. When there is no lock, that is, when the reference frequency and the divided output of the programmable counter are not the same, unlock F/F is set.

Unlock F/F is reset every time the input register (D2H) unlock reset bit (RESET) is set to "1".

After unlock F/F has been reset in this way, locked state can be detected by checking the unlock detection bit (UNLOCK) of the output register (D3H). After unlock F/F has been reset, the unlock detection bit must be checked after a time interval exceeding the reference frequency cycle. This is because the reference frequency cycle inputs the lock detection strobe to unlock F/F. If the time interval is short, the correct locked state cannot be detected. Therefore, the output register (D3H) has a lock enable bit (ENABLE). This bit is reset every time the input register (D2H) reset bit is set to "1", and set to "1" through the lock detection timing. That is, the locked state is correctly detected when the lock enable bit (ENABLE) is "1".



## TC9256, 57APG/AFG



Note: The asterisk "(\*)" indicates an error state of over 180° phase difference relative to the reference frequency.

#### 2. Phase Error Detection Bits (PE1to PE3)

The unlock bit detects, using the reference frequency cycle, the phase difference between the reference frequency and the divided output of the programmable counter. The phase error detection bits (bits PE1to PE3) are capable of precise phase error detection of  $\pm 0.55$  to  $\pm 7.15$  µs using the reference frequency cycle. (If the UNLOCK bit is set to "1" and the phase difference relative to the reference frequency is over 180°, bits PE1 to PE3 cannot correctly detect the phase error. Therefore, bits PE1to PE3 are normally used when the UNLOCK bit is set to "0".) Bits PE1to PE3 detects phase error normally when the phase difference is  $-180^{\circ}$  to  $180^{\circ}$  relative to the reference frequency cycle.



The phase error data can be read from the output register (D3H) as serial data PE1 to PE3.

The following is a typical lock detection operation. It shows the operation flow from locked state to frequency change with a phase error greater than  $\pm 4.95 \ \mu s$  and less than  $\pm 6.05 \ \mu s$ .



#### **Other Control Bits**

1.	CLK (04	C) an	d C5	<b>(XT)</b> ∣	Bits	Control bits that swit I/O-5/CLK pin on the TC9257AFG, and the TC9256APG and TC9	OT-4/DO2 pin on the
	(1) On th	ne TC9	257AP	G and	TC9257AFG, th	e CLK bit controls switching o	of the I/O-5 pin and CLK pin.
		Then bi ∟sв	ts R0 t	o R3 o	f the input regist	ter (D0H) are all set to "1" (sta	andby mode) MSB
	Address D2H				CLK (O4C)	C5 (XT)	
			Ţ				
			CLK	C5	1/0-	5/CLK PIN STATE	CRYSTAL OSCILLATOR CIRCUIT STATE
			0	0 1	I/O port	Input port Output port	Oscillator circuit off
			1	0	CLK output	System clock off (CLK at "L" level)	Oscillator circuit on
			1	1		System clock output (*)	
		hen or LSB	ne of bi	ts R0 1	to R3 of the inpu	t register (D0H) is set to "0" (r	not standby mode)
	Address D2H				CLK (04C)		

	ł	•			
(	CLK	C5	(() ) 1/0-	5/CLK PIN STATE	CRYSTAL OSCILLATOR CIRCUIT STATE
	0 0	0	I/O port	Input port Output port	Oscillator circuit on
	1 0 CLK output		CLK output	System clock output (*)	Oscillator circuit on
	//				

Note1: The system clock output marked with an asterisk "(\*)" refers to output of the crystal oscillator frequencies listed below.

Crystal Oscillator (MHz)	System Clock (kHz)	Duty (%)
10.8 7.2 3.6	600	50
4.5	750	

Note2: Bit names in parentheses "( )" apply to the TC9256APG and TC9256AFG.

(2) On the TC9256APG and TC9256AFG, the O4C bit controls switching of the DO2 pin and OT-4 pin.





### Absolute Maximum Ratings (Ta = 25°C)

Characteristic	Symbol	Rating	Unit
Supply voltage	V <sub>DD</sub>	-0.3~6.0	V
Input voltage	V <sub>IN</sub>	$-0.3V_{DD}+0.3$	V
N-ch open-drain OFF withstanding voltage	VOFF	13	V
Power dissipation	PD	300 (200)	mW
Operating temperature	T <sub>opr</sub>	-40~85	°C
Storage temperature	T <sub>stg</sub>	-65~150	°C

( ): Flat package

## Electrical Characteristics (unless otherwise specified, Ta = -40 to 85°C, $V_{DD} = 4.5$ to 5.5 V)

Characteristic	Symbol	Test Circuit	Test Condition	Min	Тур	Max	Unit
Operating power supply voltage	V <sub>DD1</sub>	_	PLL operation (normaloperation)	4.5	5.0	25.5	V
Operating power supply current	I <sub>DD1</sub>	_ <	$V_{DD} = 5.0 \text{ V}, \text{ XT} = 10.8 \text{ MHz}, \text{FM}_{IN} = 150 \text{ MHz}$	G	7	15	mA

#### Standby mode

Characteristic	Symbol	Test Circuit	Test Condition	Min	Тур	Max	Unit
Crystal oscillation frequency supply voltage	VDD2	)	PLL OFF (operating crystal oscillation)	4.0	5.0	5.5	V
Operating power supply current	(IDD2)	_	V <sub>DD</sub> = 5.0 V, XT = 10.8 MHz, PLL OFF	—	0.8	1.5	mA
Operating power supply current	IDD3	_	V <sub>DD</sub> = 5.0 V, XT stop, PLL OFF		120	240	μA

#### **Operating frequency range**

Characteristic	Symbol	Test Circuit	Test Condition	Min	Тур	Max	Unit
Crystal oscillation frequency	fxT	X	Con <u>ne</u> ct crystal resonator to XT- XT pin	3.6	~	10.8	MHz
FMIN (FMH, FML)	fFM	$\rangle$	$\begin{array}{l} FM_{H}, \ FM_{L} \ mode, \\ V_{IN} = 0.2 \ V_{p\text{-}p} \end{array}$	30	~	130	MHz
FM <sub>IN</sub> (FM <sub>L</sub> )	fEWF	_	$FM_L$ mode, $V_{IN} = 0.3 V_{p-p}$	30	~	150	MHz
AMIN (HF)	THE	_	HF mode, $V_{IN} = 0.2 V_{p-p}$	1	~	40	MHz
AMIN (LE)	fLF	_	LF mode, $V_{IN} = 0.2 V_{p-p}$	0.5	~	20	MHz
IFINT, IFIN2	fIF	_	$V_{IN} = 0.2 V_{p-p}$	0.1	~	15	MHz
SCIN	f <sub>SC</sub>	_	$\label{eq:VIH} \begin{array}{l} V_{IH} = 0.7 \; V_{DD}, \; V_{IL} = 0.3 \; V_{DD}, \\ \text{Square wave input} \end{array}$		~	100	kHz

### Operating input amplitude range

Characteristic	Symbol	Test Circuit	Test Condition	Min	Тур	Max	Unit
FM <sub>IN</sub> (FM <sub>H</sub> , FM <sub>L</sub> )	$V_{FM}$	_	FM <sub>H</sub> , FM <sub>L</sub> mode, f <sub>IN</sub> = 30 to 130 MHz	0.2	~	V <sub>DD</sub> - 0.5	V <sub>p-p</sub>
FM <sub>IN</sub> (FM <sub>L</sub> )	V <sub>FML</sub>	_	$FM_L$ mode, $f_{IN}=30$ to $150\ MHz$	0.3	~	V <sub>DD</sub> - 0.5	V <sub>p-p</sub>
AM <sub>IN</sub> (HF)	V <sub>HF</sub>	_	HF mode, $f_{IN} = 1$ to 40 MHz	0.2	),>	V <sub>DD</sub> - 0.5	V <sub>p-p</sub>
AM <sub>IN</sub> (LF)	$V_{LF}$	_	LF mode, $f_{IN} = 0.5$ to 20 MHz	0.2	~	V <sub>DD</sub> - 0.5	V <sub>p-p</sub>
IF <sub>IN1</sub> , IF <sub>IN2</sub>	VIF	_	f <sub>IN</sub> = 0.1 to 15 MHz	0.2	~	V <sub>DD</sub> - 0.5	V <sub>p-p</sub>
OT1 to OT4 N-ch open drai	n		)	G			

#### OT1 to OT4 N-ch open drain

	•						
Chara	cteristic	Symbol	Test Circuit	Test Condition	Min	Тур Мах	Unit
Output current	"L" level	I <sub>OL1</sub>	_	V <sub>OL</sub> = 1.0 V	5.0 (	10.0	mA
OFF-leak current		I <sub>OFF</sub>	—	V <sub>OFF</sub> = 12 V	$\langle \rangle$	2.0	μA
I/O-5 to I/O-9	, SC <sub>IN</sub>				7	$\diamond$	

#### I/O-5 to I/O-9, SCIN

						/		
Char	acteristic	Symbol	Test Circuit	Test Condition	Min	Тур	Max	Unit
Input voltage	"H" level	V <sub>IH1</sub>			0.7 V <sub>DD</sub>	~	V <sub>DD</sub>	V
	"L" level	VILI	$\sum$		0	~	0.3 V <sub>DD</sub>	V
Input ourropt	"H" level	IIH	ノ	V <sub>IH</sub> = 5 V	_	_	2.0	
Input current "L" leve	"L" level		_	$V_{IL} = 0 V$	_	_	-2.0	μA
Output current	"H" level	IOH4		V <sub>OH</sub> = 4.0 V (except SC <sub>IN</sub> )	-2.0	-4.0	_	mA
	"L" level	IOL4		V <sub>OL</sub> = 1.0 V (except SC <sub>IN</sub> )	2.0	4.0	_	ША

# PERIOD, CLOCK, DATA

Charac	cteristic	Symbol	Test Circuit	Test Condition	Min	Тур	Max	Unit
Input voltage	"H" level	V <sub>IH2</sub>			0.8 V <sub>DD</sub>	1	V <sub>DD</sub>	V
	"L" level	Vil2	$\bigtriangledown$		0	~	0.2 V <sub>DD</sub>	v
	"H" level	<b>JIH</b>		$V_{IH} = 5 V$	_	_	2.0	μA
Input current	"L" level			$V_{IL} = 0 V$	_	_	-2.0	μΛ
Output current	"H" level	Іон5		$V_{OH} = 4.0 V (DATA)$	-1.0	-3.0	_	m۸
Output current	"L" level	I <sub>OL5</sub>		V <sub>OL</sub> = 1.0 V (DATA)	1.0	3.0	_	mA
		$\supset$						

## DO1, DO2

Characteristic		Symbol	Test Circuit	Test Condition	Min	Тур	Max	Unit
Input current	"H" level	I <sub>OH3</sub>		$V_{OH} = 4.0 V$	2.0	-4.0	_	mA
input current	"L" level	I <sub>OL3</sub>		V <sub>OL</sub> = 1.0 V	2.0	4.0	_	IIIA
Tristate lead curre	Tristate lead current			$V_{TLH} = 5 V, V_{TLL} = 0 V$	H	$\searrow$	±1.0	μA

ХТ				$\sim$ (7/ $\diamond$ )			
Characteristic Syn		Symbol	Test Circuit	Test Condition Min	Тур	Max	Unit
Output current	"H" level	I <sub>OH2</sub>		V <sub>OH</sub> = 4.0 V	-0.3		mA
	"L" level	I <sub>OL2</sub>		V <sub>OL</sub> = 1.0 V 0.1	0.3	K	

### Input feedback resistance

Characteristic	Symbol	Test Circuit	Test Condition	Min	Тур Мах	Unit
Input feedback resistance	Rf1		FM <sub>IN</sub> , AM <sub>IN</sub> , IF <sub>IN</sub> (Ta = 25°C)	350	700 1400	kΩ
	Rf2		$XT-\overline{XT}$ (Ta = 25°C)	500	1000 4000	rs 2



### **Application Circuit**

### (Sample circuit containing TC9257APG and TC9257AFG)



### Package Dimensions

P-DIP16-300-2.54A

Unit : mm



### Package Dimensions

P-DIP20-300-2.54A

Unit : mm



### **Package Dimensions**



### Package Dimensions



#### **RESTRICTIONS ON PRODUCT USE**

Handbook" etc. 021023\_A

060116EBA

- The information contained herein is subject to change without notice. 021023\_D
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
  In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.021023\_B
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106\_Q
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others, 021023\_c
- The products described in this document are subject to the foreign exchange and foreign trade laws. 021023\_E

About solderability, following conditions were confirmed

Solderability

(1) Use of Sn-37Pb solder Bath

- solder bath temperature = 230°C
- dipping time = 5 seconds
- the number of times = once
- use of R-type flux
- (2) Use of Sn-3.0Ag-0.5Cu solder Bath
  - solder bath temperature = 245°C
  - dipping time = 5 seconds
  - the number of times = once
  - use of R-type flux