TOSHIBA



Semiconductor Company

Preface Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, "Points of Note and Restrictions".

CMOS 32-bit Micro-controller

TMP92CM27FG

1. Outline and Device Characteristics

TMP92CM27 is high-speed advanced 32-bit micro-controller developed for controlling equipment which processes mass data.

TMP92CM27 is a micro-controller which has a high-performance CPU (TLCS-900/H1 CPU) and various built-in I/Os.

TMP92CM27FG is housed in a 144-pin flat package.

Device characteristics are as follows:

- (1) CPU : 32-bit CPU(TLCS-900/H1 CPU)
 - Compatible with TLCS-900/L1 instruction code
 - 16Mbytes of linear address space
 - General-purpose register and register banks
 - Micro DMA : 8channels (250ns/4bytes at fc = 40MHz, best case)
- (2) Minimum instruction execution time : 50ns(at fc=40MHz)
- (3) Internal memory
 - Internal RAM : 32K-byte (32-bit 1 clock access and program execution are possible)
 - Internal ROM : None
- (4) External memory expansion
 - Expandable up to 16M bytes (shared program/data area)
 - Can simultaneously support 8/16-bit width external data bus ··· Dynamic data bus sizing
 - Separate bus system
- (5) Memory controller
 - · Chip select output : 6 channels

030619EBP1

- The information contained herein is subject to change without notice.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.

• For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.



Purchase of TOSHIBA I²C components conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.

TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.
 For a discussion of how the reliability of microapetralize can be predicted places refer to Section 1.2 of the shorter antitled.

- (6) 8-bit timers : 8 channels
- (7) 16-bit timers : 6 channels
- (8) Pattern generator : 2 channels
- (9) General-purpose serial interface : 4 channels
 - UART/Synchronous mode : 4 channels (ch.0 to ch.3)
 - IrDA Ver.1.0(115kbps) mode selectable : 1 channels (ch.0)
- (10) Serial bus interface : 2 channels
 - I²C bus mode/clock synchronous mode selectable
- (11) High Speed serial interface : 2 channels
- (12) SDRAM controller : 1 channels
 - Supported 16M, 64M-bit SDR (Single Data Rate)-SDRAM
 - Supported not only operate as RAM and Data for LCD display but also programming directly from SDRAM
- (13) 10-bit AD converter : 12 channels
- (14) 8-bit DA converter : 2 channels
- (15) Watchdog timer
- (16) Key-on wake up (only for HALT release) : 8 channels
- (17) Interrupts : 71 interrupts
 - 9 CPU interrupts : Software interrupt instruction and illegal instruction
 - 49 internal interrupts : Seven selectable priority levels
 - 13 external interrupts(INT0 to INTB, NMI) : Seven selectable priority levels (INT0 to INTB) (INT0 to INTB are selectable edge or level interrupt)
- (18) External bus release function
- (19) Input/output ports : 83 pins
- (20) Stand-by function
 - Three Halt modes : Idle2 (programmable), Idle1, Stop
- (21) Clock controller
 - Clock doubler (PLL) : fc = f_{OSCH}×4 (fc=40MHz @ f_{OSCH}=10MHz)
 - Clock gear function : Select a High-frequency clock fc to fc/16
- (22) Operating voltage
 - VCC = 3.0 V to 3.6 V (fc max = 40MHz)

(23) Package

• 144 pin QFP : P-LQFP144-1616-0.40C





2. Pin assignment and pin functions

The assignment of input/output pins for the TMP92CM27, their names and functions are as follows:

2.1 Pin assignment Diagram

Figure 2.1.1 shows the pin assignment of the TMP92CM27FG.



Figure 2.1.1 Pin assignment diagram (144 pin LQFP)

 \langle

2.2 Pin names and functions

The following table shows the names and functions of the input/output pins

Pin name	Number of Pin	I/O	Function
D0 to D7	8	I/O	Data: Data bus D0 to D7
P10 to P17 D8 to D15	8	I/O I/O	Port 1: I/O port Input or output specifiable in units of bits Data: Data bus D8 to D15
A0 to A7	8	Output	Address: Address bus A0 to A7
A8 to A15	8	Output	Address: Address bus A8 to A15
P60 to P67	8	I/O	Port 6: I/O port
A16 to A23		Output	Address: Address bus A16 to A23
RD	1	Output	Read: Outputs strobe signal for read external memory (with pull-up register)
P71 WRLL	1	I/O Output	Port 71: I/O port (Schmitt input, with pull-up register) Write: Output strobe signal for writing data on pins D0 to D7
P72 WRLU	1	I/O Output	Port 72: I/O port (schmitt input, with pull-up register) Write: Output strobe signal for writing data on pins D8 to D15
P73 R/ W	1	I/O Output	Port 73: I/O port (schmitt input) Read/Write: 1 represents read or dummy cycle; 0 represents write cycle
P74 SRWR	1	I/O Output	Port 74: I/O port (Schmitt input, with pull-up register) Write enable for SRAM: Strobe signal for writing data
P75	1	I/O	Port 75: I/O port (Schmitt input, with pull-up register)
SRLLB		Output	Data enable for SRAM on pins D0 to D7
P76	1	I/O	Port 76: 1/O port (Schmitt input, with pull-up register)
SRLUB		Output	Data enable for SRAM on pins D8 to D15
P77	1	I/O	Port 77: I/O port (Schmitt input)
WAIT		Input	Wait: Signal used to request CPU bus wait
P80	1	Output	Port 80: Output port
CS0		Output	Chip select 0: Outputs "Low" when address is within specified address area
P81	1	Output	Port 81: Output port
CS1		Output	Chip select 1: Outputs "Low" when address is within specified address area
P82	1	Output	Port 82: Output port
CS2		Output	Chip select 2: Outputs "Low" when address is within specified address area
P83	1	Output	Port 83: Output-port
CS3	\square	Output	Chip select 3: Outputs "Low" when address is within specified address area
SDCS	\sim	Output	Chip select for SDRAM: Outputs "Low" when address is within SDRAM address area
$\frac{P84}{CS4}$		Output Output	Port 84: Output port Chip select 4: Outputs "Low" when address is within specified address area
P85		Output	Port 85: Output port
$\overline{CS5}$		Output	Chip select 5: Outputs "Low" when address is within specified address area
WDTOUT		Output	Watchdog timer output pin
P86	1	//O	Port 86: I/O port (Schmitt input)
BUSRQ		Input	Bus request: request pin that set external memory bus to high-impedance (for External DMAC)
P87	1	I/O	Port 87: I/O port (Schmitt input)
BUSAK		Output	Bus acknowledge: this pin show that external memory bus pin is set to high-impedance by receiving BUSRQ (for External DMAC)

Table 2.2.1 Pin names and functions (1/5)

Pin name	Number of Pin	I/O	Function
P90 SDWE	1	Output Output	Port 90: Output port Write enable for SDRAM
P91 SDRAS	1	Output Output	Port 91: Output port Row address strobe for SDRAM
P92	1	Output	Port 92: Output port
SDCAS		Output	Column address strobe for SDRAM
P93 SDLLDQM	1	Output Output	Port 93: Output port Data enable for SDRAM on pins D0 to D7
P94	1	Output	Port 94: Output port
SDLUDQM	4	Output	Data enable for SDRAM on pins D8 to D15
P95 SDCKE	1	Output Output	Port 95: Output port Clock enable for SDRAM
P96	1	Output	Port 96: Output port
SDCLK		Output	Clock for SDRAM
PA0	1	I/O	Port A0: I/O port (Schmitt input) Serial 0 receive data
RXD0	4	Input	
PA1	1	I/O	Port A1: I/O port (Schmitt input)
TXD0		Output	Serial 0 send data: Open-drain output programmable
PA2	1	I/O	Port A2: I/O port (Schmitt input)
SCLK0		I/O	Serial 0 clock I/O
CTS0		Input	Serial 0 data send enable (Clear To Send)
PA3 RXD1	1	I/O Input	Port A3: I/O port (Schmitt input) Serial 1 receive data
PA4	1	Input I/O	
TXD1	1	Output	Port A4: I/O port (Schmitt input) Serial 1 send data: Open-drain output programmable
PA5	1	I/O	Port A5: I/O port (Schmitt input)
SCLK1		I/O	Serial 1 clock I/O
CTS1		Input	Serial 1 data send enable (Clear To Send)
PC0	1	I/O	Port C0: I/O port (Schmitt input)
SO0		Output	Serial bus interface 0 send data at SIO mode
SDA0		I/O	Serial bus interface 0 send/receive data at I ² C mode
00/10			Open-drain output programmable
PC1		1407	Port C1: I/O port (Schmitt input)
SI0		Input	Serial bus interface 0 receive data at SIO mode
SCL0		WO	Serial bus interface 0 clock I/O data at I ² C mode
	~	\sim	Open-drain output programmable
PC2	√Z 1	I/O	Port C2: I/O port (Schmitt input)
SCK0	\sim) I/O	Serial bus interface 0 clock I/O data at SIO mode
PC3	1	I/O	Port C3: I/O port (Schmitt input)
SO1())	Output	Serial bus interface 1 send data at SIO mode
SDA1	\mathcal{I}	1/0	Serial bus interface 1 send/receive data at I ² C mode
		$(\land \land$	Open-drain output programmable
PC4	1	VVQ /	Port C4: I/O port (Schmitt input)
SI1		Input	Serial bus interface 1 receive data at SIO mode
SCL1		I/O	Serial bus interface 1 clock I/O data at I ² C mode
			Open-drain output programmable
PC5	1	I/O	Port C5: I/O port (Schmitt input)
SCK1		I/O	Serial bus interface 1 clock I/O data at SIO mode

Table 0.0.0 Dis names and functions	()/E)	
Table 2.2.2 Pin names and functions	(2/3)	ł

	Number		sie 2.2.3 Pin names and functions (3/5)
Pin name	of Pin	I/O	Function
PD0	1	I/O	Port D0: I/O port
HSSI0		Input	High speed Serial 0 receive data
PD1	1	I/O	Port D1: I/O port (Schmitt input)
HSSO0		Output	High speed Serial 0 send data
PD2	1	I/O	Port D2: I/O port (Schmitt input)
HSCLK0		Output	High speed Serial 0 clock I/O
PD3	1	I/O	Port D3: I/O port (Schmitt input)
RXD2		Input	Serial 2 receive data
PD4	1	I/O	Port D4: I/O port (Schmitt input)
TXD2		Output	Serial 2 send data: Open-drain output programmable
PD5	1	I/O	Port D5: I/O port (Schmitt input)
SCLK2		I/O	Serial 2 clock I/O
CTS2		Input	Serial 2 data send enable (Clear To Send)
PF0	1	I/O	Port F0: I/O port (Schmitt input)
TAOIN		Input	8-bit timer 0 input: Input pin of 8-bit timer TMRA0
INT0		Input	Interrupt request pin 0: Interrupt request pin with programmable level/rising/falling edge
PF1	1	I/O	Port F1: I/O port (Schmitt input)
TA1OUT		Output	8-bit timer 1 output: Output pin of 8-bit timer TMRA0 or TMRA1
PF2	1	I/O	Port F2: I/O port (Schmitt input)
TA2IN		Input	8-bit timer 2 input: Input pin of 8-bit timer TMRA2
INT1		Input	Interrupt request pin 1: Interrupt request pin with programmable level/rising/falling edge
PF3	1	I/O	Port F3: I/O port (Schmitt input)
TA3OUT		Output	8-bit timer 3 output: Output pin of 8-bit timer TMRA2 or TMRA3
PF4	1	I/O	Port F4: I/O port (Schmitt input)
TA4IN		Input	8-bit timer 4 input: Input pin of 8-bit timer TMRA4
INT2		Input	Interrupt request pin 2: Interrupt request pin with programmable level/rising/falling edge
PF5	1	I/O	Port F5: I/O port (Schmitt input)
TA5OUT		Output	8-bit timer 5 output: Output pin of 8-bit timer TMRA4 or TMRA5
PF6	1	I/O	Port F6: I/O port (Schmitt input)
TA6IN		Input	8-bit timer 6 input: Input pin of 8-bit timer TMRA6
INT3		Input	Interrupt request pin 3: Interrupt request pin with programmable level/rising/falling edge
PJ0	1/	1/0	Port J0: I/O port (Schmitt input)
TB0OUT0		Output	16-bit timer 0 output 0: Output pin of 16-bit timer TMRB0
PJ1		1/0	Port J1: I/O port (Schmitt input)
TB0OUT1		Output	16-bit timer 0 output 1: Output pin of 16-bit timer TMRB0
PJ2	1	1/O	Port J2: I/O port (Schmitt input)
TB1OUT0		Output	16-bit timer 1 output 0: Output pin of 16-bit timer TMRB1
PJ3		I/O	Port J3: I/O port (Schmitt input)
TB1OUT1		Output	16-bit timer 1 output 1: Output pin of 16-bit timer TMRB1
PJ4	1	I/O	Port J4: I/O port (Schmitt input)
TB2OUT0	\bigcirc	Output	16-bit timer 2 output 0: Output pin of 16-bit timer TMRB2
TB4OUT0		Output	16-bit timer 4 output 0: Output pin of 16-bit timer TMRB4
PJ5	1		Port J5: I/O port (Schmitt input)
TB2OUT1		Output	16-bit timer 2 output 1: Output pin of 16-bit timer TMRB2
TB4OUT1		Output	16-bit timer 4 output 1: Output pin of 16-bit timer TMRB4
PJ6	1	I/O	Port J6: I/O port (Schmitt input)
TB3OUT0		Output	16-bit timer 3 output 0: Output pin of 16-bit timer TMRB3
TB5OUT0		Output	16-bit timer 5 output 0: Output pin of 16-bit timer TMRB5
PJ7	1	I/O	Port J7: I/O port (Schmitt input)
TB3OUT1		Output	16-bit timer 3 output 1: Output pin of 16-bit timer TMRB3
TB5OUT1		Output	16-bit timer 5 output 1: Output pin of 16-bit timer TMRB5

Table 2.2.3 Pin names and functions	(3/5)	١
	(0,0)	,

Table 2.2.4 Pir	names and	functions	(4/5)
-----------------	-----------	-----------	-------

PK1 1 Input Port K1: Input port (Schmitt input) TB0IN1 Input 16-bit timer 0 input 1: Input of count/capture trigger in 16-bit TMRB0 INT5 Input Inerrupt request pin 5: Interrupt request pin with programmable level/rising/falling edge PK2 1 Input Port K2: Input port (Schmitt input) The timer 1 input 0: Input of count/capture trigger in 16-bit TMRB1 INT6 Input Inerrupt request pin 6: Interrupt request pin with programmable level/rising/falling edge PK3 1 Input Therrupt request pin 6: Interrupt request pin with programmable level/rising/falling edge PK4 1 Input Interrupt request pin 6: Interrupt request pin with programmable level/rising/falling edge PK4 1 Input Interrupt request pin 6: Interrupt request pin with programmable level/rising/falling edge PK5 1 Input Interrupt request pin 6: Interrupt request pin with programmable level/rising/falling edge PK5 1 Input Interrupt request pin 6: Dist TMRB2 INT8 Input Input Interrupt request pin 6: Dist TMRB2 INT9 Input Port K5: Input port (Schmitt input) TB3IN0 <	Pin name	Number of Pin	I/O	Function
INT4 Interrupt request pin 4: Interrupt request pin with programmable level/rising/falling edge PK1 1 Input Port K1: Input port (Schmitt input) TB0IN1 1 Input Port K1: Input port (Schmitt input) TB0IN1 1 Input Port K2: Input port (Schmitt input) TB1N0 1 Input Port K2: Input port (Schmitt input) TB1N0 1 Input Port K2: Input port (Schmitt input) TB1N0 1 Input Therrupt request pin 4: Interrupt request pin with programmable level/rising/falling edge PK3 1 Input Port K3: Input port (Schmitt input) Therrupt request pin 4: Mit programmable level/rising/falling edge PK4 1 Input Therrupt request pin 4: Mit programmable level/rising/falling edge PK5 1 Input Therrupt request pin 4: Input for goant/capture trigger in 16-bit TMRB2 INT8 Input Therrupt request pin 4: Input for goant/capture trigger in 16-bit TMRB2 INT8 Input Therrupt request pin 4: Input for goant/capture trigger in 16-bit TMRB2 INT8 Input Therrupt request pin 4: Input for goant/capture trigger in 16-bit TMRB3	PK0	1	Input	Port K0: Input port (Schmitt input)
PK1 1 Input Port K1: Input port (Schmitt input) TB0IN1 Input 16-bit timer 0 input 1: Input of count/capture trigger in 16-bit TMRB0 INT5 Input Inerrupt request pin 5: Interrupt request pin with programmable level/rising/falling edge PK2 1 Input Port K2: Input port (Schmitt input) The timer 1 input 0: Input of count/capture trigger in 16-bit TMRB1 INT6 Input Inerrupt request pin 6: Interrupt request pin with programmable level/rising/falling edge PK3 1 Input Therrupt request pin 6: Interrupt request pin with programmable level/rising/falling edge PK4 1 Input Interrupt request pin 6: Interrupt request pin with programmable level/rising/falling edge PK4 1 Input Interrupt request pin 6: Interrupt request pin with programmable level/rising/falling edge PK5 1 Input Interrupt request pin 6: Interrupt request pin with programmable level/rising/falling edge PK5 1 Input Interrupt request pin 6: Dist TMRB2 INT8 Input Input Interrupt request pin 6: Dist TMRB2 INT9 Input Port K5: Input port (Schmitt input) TB3IN0 <	TB0IN0		Input	16-bit timer 0 input 0: Input of count/capture trigger in 16-bit TMRB0
TB0IN1 Input 16-bit timer 0 input 1: input of count/capture trigger in 16-bit TMRBP INT5 Input Port K2: Input port (Schmitt input) TB1IN0 Input Port K2: Input port (Schmitt input) TB1N0 Input Port K2: Input port (Schmitt input) TB1N0 Input Port K3: Input port (Schmitt input) TB1N1 Input Port K3: Input port (Schmitt input) TB1N1 Input Port K3: Input port (Schmitt input) TB1N1 Input Port K4: Input of count/capture trigger in 16-bit TMRB1 INT7 Input Port K4: Input of count/capture trigger in 16-bit TMRB2 INT8 Input Port K5: Input port (Schmitt input) TB2IN0 Input Port K5: Input port (Schmitt input) TB2IN1 Input Port K5: Input port (Schmitt input) TB3IN0 Input Port K5: Input port (Schmitt input) TB3IN1 Input Port K5: Input port (Schmitt input) TB3IN1 Input Port K5: Input port (Schmitt input) TB3IN1 Input Port K5: Input port (Schmitt input) TB3IN1 </td <td>INT4</td> <td></td> <td>Input</td> <td>Interrupt request pin 4 : Interrupt request pin with programmable level/rising/falling edge</td>	INT4		Input	Interrupt request pin 4 : Interrupt request pin with programmable level/rising/falling edge
INTS Input Interrupt request pin 5: Interrupt request pin with programmable level/rising/falling edge PK2 1 Input Port K2: Input port (Schmitt input) TB1IN0 Input 16-bit timer 1 input 0: Input of count/capture trigger in 16-bit TMRB1 INT6 Input Port K3: Input port (Schmitt input) TB1IN1 Input 16-bit timer 1 input 1: Input of count/capture trigger in 16-bit TMRB1 INT7 Input Port K4: Input port (Schmitt input) TB2IN0 Input Port K4: Input port (Schmitt input) TB2IN1 Input Port K4: Input port (Schmitt input) TB2IN0 Input Port K4: Input prequest pin 7: Interrupt request pin with programmable level/rising/falling edge PK5 1 Input Port K5: Input port (Schmitt input) TB2IN1 Input Port K5: Input port (Schmitt input) TB3IN0 Input Port K5: Input port (Schmitt input) TB3IN0 Input Port K5: Input port (Schmitt input) TB3IN0 Input Port K5: Input port (Schmitt input) TB3IN1 Input Port K5: Input port (Schmitt input) TB3IN1 In	PK1	1	Input	Port K1: Input port (Schmitt input)
PK2 1 Input Port K2: Input port (Schmitt input) TB1IN0 Input 16-bit timer 1 input 0: Input of count/capture trigger in 16-bit TMRB1 INT6 Input Interrupt request pin 6: Interrupt request pin with programmable level/rising/falling edge PK3 1 Input Port K3: Input port (Schmitt input) TB1IN1 Input Interrupt request pin 7: Interrupt request pin with programmable level/rising/falling edge PK4 1 Input Port K3: Input port (Schmitt input) TB2IN0 Input Port K4: Input port (Schmitt input) TB2IN0 Input Port K4: Input port (Schmitt input) TB2IN1 Input Port K5: Input port (Schmitt input) TB2IN1 Input Port K5: Input port (Schmitt input) TB3IN0 Input Port K7: Input of count/capture trigger in 16-bit TMRB3 INTA Input Port K7: Input port (Schmitt input) TB3IN1 Input Port K7: Input port (Schmitt input) PK6 1 Input Port K7: Input port (Schmitt i	TB0IN1		Input	16-bit timer 0 input 1: Input of count/capture trigger in 16-bit TMRB0
TB1IN0 Input 16-bit timer 1 input 0: Input of count/capture trigger in 16-bit TMRB1 INT6 Input Port K3: Input port (Schmitt input) Therrupt request pin with programmable level/rising/falling edge PK3 1 Input Port K3: Input port (Schmitt input) Therrupt request pin 16-bit TMRB1 INT7 Input Interrupt request pin 7: Interrupt request pin with programmable level/rising/falling edge PK4 1 Input Port K4: Input port (Schmitt input) TB2IN0 Input 16-bit timer 2 input 0: Input of count/capture trigger in 16-bit TMRB2 INT8 Input Port K5: Input port (Schmitt input) TB2IN1 Input Port K5: Input port (Schmitt input) TB3IN0 Input 16-bit tmer 3 input 0: Count/capture trigger in 16-bit TMRB2 INTA Input 16-bit timer 3 input 0: Count/capture trigger in 16-bit TMRB3 INTA Input 16-bit timer 3 input 0: Count/capture trigger in 16-bit TMRB3 INTB Input 16-bit timer 3 input 0: Count/capture trigger in 16-bit TMRB3 INTB Input 16-bit timer 3 input 0: Count/capture trigger in 16-bit TMRB3 INTB Input 16-bit timer 3 input 0: Count/capture trigger in 16-bit TMRB3 INTB	INT5		Input	Interrupt request pin 5 : Interrupt request pin with programmable level/rising/falling edge
INT6 Input Interrupt request pin 6 : Interrupt request pin with programmable level/rising/falling edge PK3 1 Input Port K3: Input port (Schmitt input) TB1IN1 Input 16-bit timer 1 input 1: Input of count/capture trigger in 16-bit TMRB1 INT7 Input Port K4: Input port (Schmitt input) TB2IN0 Input Port K4: Input port (Schmitt input) TB2IN1 Input Port K4: Input port (Schmitt input) TB2IN1 Input Port K5: Input port (Schmitt input) TB2IN1 Input Port K5: Input port (Schmitt input) TB3IN0 Input Port K6: Input port (Schmitt input) TB3IN0 Input Port K6: Input port (Schmitt input) TB3IN1 Input Port K7: Input port (Schmitt input) TB3IN1 Input Interrupt request pin 3: Interrupt request pin with programmable level/rising/falling edge PK7 1 Input Port K7: Input port (Schmitt input) TB3IN1 Input Interrupt request pin 3: Interrupt request pin with programmable level/rising/falling edge PL0 1 I/O Port K7: Input port (Schmitt input)	PK2	1	Input	Port K2: Input port (Schmitt input)
PK3 1 Input Port K3: Input port (Schmitt input) TB1IN1 Input Input Infe-bit timer 1 input 1: Input of count/capture trigger in 16-bit TMRB1 INT7 Input Input Interrupt request pin 7: Interrupt request pin with programmable level/rising/falling edge PK4 1 Input Interrupt request pin 7: Interrupt request pin with programmable level/rising/falling edge PK5 1 Input Port K5: Input port (Schmitt input) Interrupt request pin 8: Interrupt reguest pin with programmable level/rising/falling edge PK6 1 Input Port K6: Input port (Schmitt input) Interrupt request pin 9: Interrupt reguest pin with programmable level/rising/falling edge PK6 1 Input Interrupt request pin 9: Interrupt request pin with programmable level/rising/falling edge PK6 1 Input Inbut Port K7: Input port (Schmitt input) TB3IN0 Input Interrupt request pin 8: Interrupt request pin with programmable level/rising/falling edge PK7 1 Input Port K7: Input port (Schmitt input) TB-bit timer(3 input 1: Input for count/capture trigger in 16-bit TMRB3 INTB Input Interrupt request pin 8: Interrupt request pin with programmable level/rising/falling edge PL0<	TB1IN0		Input	16-bit timer 1 input 0: Input of count/capture trigger in 16-bit TMRB1
TB1IN1 Input 16-bit timer 1 input 1: Input of count/capture trigger in 16-bit TMRB1 INT7 Input Interrupt request pin 7: Interrupt request pin with programmable level/rising/falling edge PK4 1 Input Input 16-bit timer 1 input 0: Input of count/capture trigger in 16-bit TMRB2 INT8 Input Input 16-bit timer 2 input 0: Chrinit input) 16-bit timer 2 input 0: Count/capture trigger in 16-bit TMRB2 INT8 Input Input Port K5: Input port (Schmitt input) 16-bit timer 2 input 1: Input of count/capture trigger in 16-bit TMRB2 INT9 Input Input Port K5: Input port (Schmitt input) 16-bit timer 2 input 1: Input of count/capture trigger in 16-bit TMRB2 INT9 Input Interrupt request pin 9: Interrupt request pin with programmable level/rising/falling edge PK6 1 Input Port K5: Input port (Schmitt input) TB3IN0 Input Interrupt request pin X: Interrupt request pin with programmable level/rising/falling edge PK7 1 Input Port K7: Input port (Schmitt input) TB3IN1 Input Input 1: Input of count/capture trigger in 16-bit TMRB3 INTB Input Interrupt request pin S: Interrupt request pin with programmable level/rising/falling edge	INT6		Input	Interrupt request pin 6 : Interrupt request pin with programmable level/rising/falling edge
INT7 Input Interrupt request pin 7 : Interrupt request pin with programmable level/rising/falling edge PK4 1 Input Port K4: Input port (Schmitt input) Input TB2IN0 Input Inbut trequest pin 8: Interrupt request pin with programmable level/rising/falling edge PK5 1 Input Port K5: Input port (Schmitt input) Interrupt request pin 8: Interrupt request pin with programmable level/rising/falling edge PK6 1 Input Port K5: Input port (Schmitt input) TB2IN0 INT9 Input Interrupt request pin 9: Interrupt request pin with programmable level/rising/falling edge PK6 1 Input Port K5: Input port (Schmitt input) TB3IN0 Input Port K7: Input port (Schmitt input) TB3IN1 Input Port K7: Input port (Schmitt input) TB3IN1 Input Port K2: Input port (Schmitt input) TB3IN1 Input Port K2: Input port (Schmitt input) PG00 1 I/O Port L2: I/O port (Schmitt input) PG01 Output Serial 3 seedv data Port L2: I/O port (Schmitt input) PG02 Output Seria	PK3	1	Input	Port K3: Input port (Schmitt input)
PK4 1 Input Port K4: Input port (Schmitt input) IB2IN0 Input Inerrupt request pin 8: Interrupt request pin with programmable level/rising/falling edge PK5 1 Input Interrupt request pin 8: Interrupt request pin with programmable level/rising/falling edge PK5 1 Input Interrupt request pin 9: Interrupt request pin with programmable level/rising/falling edge PK6 1 Input Interrupt request pin 9: Interrupt request pin with programmable level/rising/falling edge PK6 1 Input Port K5: Input port (Schmitt input) Information of count/capture trigger in 16-bit TMRB2 INTA Input Port K5: Input port (Schmitt input) Information of count/capture trigger in 16-bit TMRB3 INTA Input Interrupt request pin A: Interrupt request pin with programmable level/rising/falling edge PK7 1 Input Port K7: Input port (Schmitt input) TB3IN1 Input Interrupt request pin with programmable level/rising/falling edge PL0 1 I/O Port L0: I/O port (Schmitt input) PG00 1 U/O Port L2: I/O port (Schmitt input) PG01 1 U/O Port L2: I/O port (Schmitt input)	TB1IN1		Input	16-bit timer 1 input 1: Input of count/capture trigger in 16-bit TMRB1
TB2IN0InputInput16-bit timer 2 input 0: Input of count/capture trigger in 16-bit TMRB2 Interrupt request pin 8: Interrupt request pin with programmable tevel/rising/falling edgePK51InputPort K5: Input port (Schmitt input)TB2IN1InputInput16-bit timer 2 input 1: Input of count/capture trigger in 16-bit TMRB2 Interrupt request pin 9: Interrupt request pin with programmable tevel/rising/falling edgePK61InputPort K6: Input port (Schmitt input)TB3IN0Input16-bit timer 3 input 0: Input of count/capture trigger in 16-bit TMRB3INTAInputPort K6: Input port (Schmitt input)TB3IN0Input16-bit timer 3 input 0: Input of count/capture trigger in 16-bit TMRB3INTAInputPort K7: Input port (Schmitt input)TB3IN1Input16-bit timer 3 input 0: Input of count/capture trigger in 16-bit TMRB3INTBInputPort K7: Input port (Schmitt input)TB3IN1Input16-bit timer 3 input 1: Input of count/capture trigger in 16-bit TMRB3INTBInput10-bit timer 4 input programmable level/rising/falling edgePL011/OPort L0: I/O port (Schmitt input)PG001I/OPort L1: I/O port (Schmitt input)PG010utputSerial 3 send data: Open-drain output programmablePL21I/OPort L2: I/O port (Schmitt input)PG02OutputSerial 3 data send enable (Clear To Send)PL31I/OSerial 3 data send enable (Clear To Send)PL31I/OPort L3: I/O port (Sch	INT7		Input	Interrupt request pin 7 : Interrupt request pin with programmable level/rising/falling edge
INT8InputInterrupt request pin 8 : Interrupt request pin with programmable fevel/rising/falling edgePK51InputPort K5: Input port (Schmitt input)TB2IN1InputInferrupt request pin 9 : Interrupt request pin with programmable level/rising/falling edgePK61InputPort K5: Input port (Schmitt input)TB3IN0InputInputPort K5: Input port (Schmitt input)TB3IN0InputInput16-bit timer 3 input 0: Input of count/capture trigger in 16-bit TMRB3INTAInputInterrupt request pin A: Interrupt request pin with programmable level/rising/falling edgePK71InputPort K7: Input port (Schmitt input)TB3IN1InputInferrupt request pin A: Interrupt request pin with programmable level/rising/falling edgePL01I/OPort L0: I/O port (Schmitt input)PG001I/OPort L0: I/O port (Schmitt input)PG011I/OPort L0: I/O port (Schmitt input)PG021I/OPort L1: I/O port (Schmitt input)PG03OutputSerial 3 send data: Open-drain output programmablePL21I/OPort L2: I/O port (Schmitt input)PG03OutputSerial 3 data send enable (Clear To Send)PL31I/OPort L3: I/O port (Schmitt input)PG031I/OPort L3: I/O port (Schmitt input)PG031InputSerial 3 data send enable (Clear To Send)PL41I/OPort L3: I/O port (Schmitt input)PG031V/O<	PK4	1	Input	Port K4: Input port (Schmitt input)
PK51InputPort K5: Input port (Schmitt input)TB2IN1InputInput16-bit timer 2 input 1: Input of count/capture trigger in 16-bit TMRB2INT9InputInterrupt request pin 9: Interrupt request pin with programmable level/rising/falling edgePK61InputPort K6: Input port (Schmitt input)TB3IN0InputInterrupt request pin A: Interrupt request pin with programmable level/rising/falling edgePK71InputPort K7: Input port (Schmitt input)TB3IN1InputPort K7: Input port (Schmitt input)TB3IN1InputPort K7: Input port (Schmitt input)TB3IN1InputInterrupt request pin 8: Interrupt request pin 16-bit TMRB3INTBInputInterrupt request pin 8: Interrupt request pin 6-bit TMRB3INTBInputPort L0: I/Q port (Schmitt input)PG000OutputPG010utputPort L0: I/Q port (Schmitt input)PG010utputSerial 3 seed data: Open-drain output programmablePL21I/QPG02OutputPG030utputPL31InputSerial 3 clock I/QPL41PL41PL41PL41PL41PL41PL51INPutPL51INPutPL51INPutPL51INPutPL51PL51PL5 </td <td>TB2IN0</td> <td></td> <td>Input</td> <td>16-bit timer 2 input 0: Input of count/capture trigger in 16-bit TMRB2</td>	TB2IN0		Input	16-bit timer 2 input 0: Input of count/capture trigger in 16-bit TMRB2
TB2IN1Input16-bit timer 2 input 1: Input 0 count/capture trigger in 16-bit TMRB2INT9InputInterrupt request pin 9 - Interrupt request pin with programmable level/rising/falling edgePK61InputPort K6: Input port (Schmitt input)TB3IN0InputInterrupt request pin 0 - Input of count/capture trigger in 16-bit TMRB3INTAInputInterrupt request pin A: Interrupt request pin with programmable level/rising/falling edgePK71InputTB3IN1InputPort K7: Input port (Schmitt input)TB3IN1Input16-bit timer 3 input 1: Input of count/capture trigger in 16-bit TMRB3INTBInputInterrupt request pin B: Interrupt request pin with programmable level/rising/falling edgePL01I/OPG00OutputPort L0: I/O port (Schmitt input)PG01OutputSerial 3 receive dataPL11I/OPort L2: I/O port (Schmitt input)PG02OutputSerial 3 send data: Open-drain output programmablePL21I/OPort L2: I/O port (Schmitt input)PG03OutputSerial 3 clock I/OPL31I/OPort L3: I/O port (Schmitt input)PG03OutputPattern generator output 03TA7OUTOutputPattern generator output 10PL41I/OPort L4: I/O portPL41I/OPort L4: I/O portPL51I/OPort L5: I/O port (Schmitt input)	INT8		Input	Interrupt request pin 8 : Interrupt request pin with programmable level/rising/falling edge
INT9InputInterrupt request pin 9: Interrupt request pin with programmable level/rising/falling edgePK61InputPort K6: Input port (Schmitt input)TB3IN0Input16-bit timer 3 input 0: Input of count/capture trigger in 16-bit TMRB3INTAInputInterrupt request pin A: Interrupt request pin with programmable level/rising/falling edgePK71InputPort K7: Input port (Schmitt input)TB3IN1InputInterrupt request pin A: Interrupt request pin of -bit TMRB3INTBInputInterrupt request pin B: Interrupt request pin with programmable level/rising/falling edgePL01I/OPort L0: I/O port (Schmitt input)PG00OutputPattern generator output 00RXD3InputSerial 3 receive dataPL11I/OPort L1: I/O port (Schmitt input)PG01OutputSerial 3 send data: Open-drain output programmablePL21I/OPort L2: I/O port (Schmitt input)PG02OutputSerial 3 cend vala: Open-drain output programmablePL31I/OPort L2: I/O port (Schmitt input)PG03OutputSerial 3 data send enable (Clear To Send)PL31I/OPort L3: I/O port (Schmitt input)PG03OutputPattern generator output 03TA7OUTOutput8-bit timer 7 output: Output pin of 8-bit timer TMRA6 or TMRA7PL41I/OPort L4: I/O portPG10InputHaftern generator output 10HS11InputHaftern generator output 10 </td <td>PK5</td> <td>1</td> <td>Input</td> <td>Port K5: Input port (Schmitt input)</td>	PK5	1	Input	Port K5: Input port (Schmitt input)
PK6 1 Input Port K6: Input port (Schmitt input) TB3IN0 Input Input 16-bit timer 3 input 0: Input of count/capture trigger in 16-bit TMRB3 INTA Input Interrupt request pin A: Interrupt request pin with programmable level/rising/falling edge PK7 1 Input Port K7: Input port (Schmitt input) TB3IN1 Input Interrupt request pin A: Interrupt request pin with programmable level/rising/falling edge PL0 1 I/O Port L0: I/O port (Schmitt input) PG00 1 I/O Port L1: I/O port (Schmitt input) PG01 1 I/O Port L1: I/O port (Schmitt input) PG02 0utput Serial 3 send data: Open-drain output programmable PL1 1 I/O Port L2: I/O port (Schmitt input) PG02 0utput Serial 3 clock I/O Port L2: I/O port (Schmitt input) PG02 0utput Serial 3 clock I/O Serial 3 clock I/O PG03 1 I/O Serial 3 clock I/O Serial 3 clock I/O PG03 1 I/O Port L3: I/O port (Schmitt input) Port L3: I/O port Chemitt input) PG03 1 I/O	TB2IN1		Input	16-bit timer 2 input 1: Input of count/capture trigger in 16-bit TMRB2
TB3IN0Input16-bit timer 3 input 0: Input of count/capture trigger in 16-bit TMRB3INTAInputInterrupt request pin A: Interrupt request pin with programmable level/rising/falling edgePK71InputTB3IN1InputPort K7: Input port (Schmitt input)INTBInput16-bit timer 3 input 1: Input of count/capture trigger in 16-bit TMRB3INTBInputInterrupt request pin B: Interrupt request pin with programmable level/rising/falling edgePL01I/OPort L0: I/O port (Schmitt input)PG001I/OPort L0: I/O port (Schmitt input)PG01OutputSerial 3 receive dataPL11I/OPort L1: I/O port (Schmitt input)PG02OutputSerial 3 send data: Open-drain output programmablePL21I/OPort L2: I/O port (Schmitt input)PG02OutputSerial 3 clock I/OSCLK3I/OSerial 3 clock I/OPG331I/OPG330Port L3: I/O port (Schmitt input)PG030Pattern generator output 03TA7OUTOutput8-bit timer 7 output: Output pin of 8-bit timer TMRA6 or TMRA7PL41I/OPort L4: I/O portPG10OutputHattern generator output 10HSSI1InputYo port L5: I/O port (Schmitt input)PL51I/OPort L4: I/O port	INT9		Input	Interrupt request pin 9: Interrupt request pin with programmable level/rising/falling edge
INTAInputInterrupt request pin A : Interrupt request pin with programmable level/rising/falling edgePK71InputPort K7: Input port (Schmitt input)TB3IN1InputInput16-bit timer 3 input 1: Input of count/capture trigger in 16-bit TMRB3INTBInputInterrupt request pin B : Interrupt request pin with programmable level/rising/falling edgePL01I/OPort L0: I/O port (Schmitt input)PG00OutputPattern generator output 00RXD3InputSerial 3 receive dataPL11I/OPort L1: I/O port (Schmitt input)PG01OutputSerial 3 send data: Open-drain output programmablePL21I/OPort L2: I/O port (Schmitt input)PG02OutputSerial 3 clock I/OSCLK3I/OPort L2: I/O port (Schmitt input)PG031I/OPL31I/OPL41I/OPC331V/OPG10OutputPS11InputPG10OutputPS11InputPL51InputPort L5: I/O port (Schmitt input)	PK6	1	Input	Port K6: Input port (Schmitt input)
PK71InputPort K7: Input port (Schmitt input)TB3IN1InputInput16-bit timer 3 input 1: Input of count/capture trigger in 16-bit TMRB3INTBInputInputInterrupt request pin B: Interrupt request pin with programmable level/rising/falling edgePL01I/OPort L0: I/O port (Schmitt input)PG001I/OPort L1: I/O port (Schmitt input)PG01OutputSerial 3 receive dataPL11I/OPort L1: I/O port (Schmitt input)PG01OutputPattern generator output 01TXD3OutputPort L2: I/O port (Schmitt input)PG02OutputSerial 3 send data: Open-drain output programmablePL21I/OPG02OutputPattern generator output 02SCLK3I/OSerial 3 clock I/OCTS3InputSerial 3 data send enable (Clear To Send)PL31I/OPort L3: I/O port (Schmitt input)PG03OutputPattern generator output 03TA7OUTOutput8-bit timer 7 output: Output of 8-bit timer TMRA6 or TMRA7PL41I/OPort L4: I/O portPG10OutputInputHigh speed Serial 1 receive dataPL51I/OPort L5: I/O port (Schmitt input)	TB3IN0		Input	16-bit timer 3 input 0. Input of count/capture trigger in 16-bit TMRB3
TB3IN1 INTBInput Input16-bit timer 3 input 1: Input of count/capture trigger in 16-bit TMRB3 Interrupt request pin B : Interrupt request pin with programmable level/rising/falling edgePL01I/OPort L0: I/O port (Schmitt input) Pattern generator output 00 Serial 3 receive dataPL11I/OPort L1: I/O port (Schmitt input) Pattern generator output 00 Serial 3 receive dataPL11I/OPort L1: I/O port (Schmitt input) Pattern generator output 01 Serial 3 send data: Open-drain output programmablePL21I/OPort L2: I/O port (Schmitt input) Pattern generator output 02 Serial 3 clock I/OPG020utputSerial 3 clock I/O Serial 3 clock I/OPL31I/OPort L3: I/O port (Schmitt input) Pattern generator output 03 Serial 3 data send enable (Clear To Send)PL31I/OPort L3: I/O port (Schmitt input) Pattern generator output 03 Serial 3 data send enable (Clear To Send)PL31I/OPort L3: I/O port (Schmitt input) Pattern generator output 03 Serial 3 data send enable (Clear To Send)PL41I/OPort L4: I/O port Pattern generator output 03 Hattern generator output 10 HSSI1HSSI1InputInputHigh speed Serial 1 receive dataPL51I/OPort L5: I/O port (Schmitt input)	INTA		Input	Interrupt request pin A : Interrupt request pin with programmable level/rising/falling edge
INTBInputInterrupt request pin B : Interrupt request pin with programmable level/rising/falling edgePL01I/OPort L0: I/O port (Schmitt input)PG00OutputPattern generator output 00RXD3InputSerial 3 receive dataPL11I/OPort L1: I/O port (Schmitt input)PG01OutputPattern generator output 01TXD3OutputPattern generator output 04TXD3OutputSerial 3 send data: Open-drain output programmablePL21I/OPort L2: I/O port (Schmitt input)PG02OutputPattern generator output 02SCLK3I/OSerial 3 clock I/OCTS3InputSerial 3 data send enable (Clear To Send)PL31I/OPort L3: I/O port (Schmitt input)PG03OutputPattern generator output 03TA7OUTOutput8-bit timer 7 output: Output pin of 8-bit timer TMRA6 or TMRA7PL41I/OPort L4: I/O portPG10OutputPattern generator output 10HSSI1InputHigh speed Serial 1 receive dataPL51I/OPort L5: I/O port (Schmitt input)	PK7	1	Input	Port K7: Input port (Schmitt input)
PL0 1 I/O Port L0: I/O port (\$chmitt input) PG00 0 Output Pattern generator output 00 RXD3 Input Serial 3 receive data PL1 1 I/O Port L1: I/O port (\$chmitt input) PG01 0 Output Pattern generator output 01 TXD3 Output Serial 3 send data: Open-drain output programmable PL2 1 I/O Port L2: I/O port (\$chmitt input) PG02 Output Serial 3 clock I/O SCLK3 I/O Port L3: I/O port (\$chmitt input) PG03 Output Serial 3 clock I/O Serial 3 data send enable (Clear To Send) Pattern generator output 03 PL3 1 I/O Port L4: I/O port PG03 Output 8-bit timer 7 output: Output 03 TA7OUT Output 8-bit timer 7 output: Output 03 PG10 Output Pattern generator output 10 HSSI1 Input High speed Serial 1 receive data PL5 1 I/O Port L5: I/O port (Schmitt input)	TB3IN1		Input	16-bit timer 3 input 1: Input of count/capture trigger in 16-bit TMRB3
PG00 RXD3Output InputPattern generator output 00 Serial 3 receive dataPL11I/O OutputPort L1: I/O port (Schmitt input) Pattern generator output 01 OutputPG011I/O OutputPort L2: I/O port (Schmitt input) Pattern generator output 01 OutputPL21I/O OutputPort L2: I/O port (Schmitt input) Pattern generator output 02 SCLK3PG020utputPattern generator output 02 Serial 3 clock I/OSCLK3I/O O Serial 3 data send enable (Clear To Send)PL31I/O OutputPG030utput OutputTATOUTOutput OutputPL41I/O OutputPG10Output InputHS11InputHS11InputHS11InputHS11InputHS11InputHS11InputHS11InputHS11InputHS11InputHS11InputHS11InputHS11InputHS11InputHS11InputHS11InputHS11InputHS11InputHS12II/OPort L5: I/O port (Schmitt input)	INTB		Input	Interrupt request pin B : Interrupt request pin with programmable level/rising/falling edge
RXD3InputSerial 3 receive dataPL11I/OPort L1: I/O port (Schmitt input)PG01OutputPattern generator output 01TXD3OutputSerial 3 send data: Open-drain output programmablePL21I/OPort L2: I/O port (Schmitt input)PG02OutputPattern generator output 02SCLK3I/OSerial 3 clock I/OTS3InputSerial 3 data send enable (Clear To Send)PL31I/OPort L3: I/O port (Schmitt input)PG03OutputPattern generator output 03TA7OUTOutput8-bit timer 7 output: Output 03TA7OUTOutputPattern generator output 10HSSI1InputInputHSSI1InputPL51I/OPort L5: I/O port (Schmitt input)	PL0	1	I/O	Port L0: I/O port (Schmitt input)
PL11I/OPort L1: I/O port (Schmitt input) Pattern generator output 01 Serial 3 send data: Open-drain output programmablePL21I/OPort L2: I/O port (Schmitt input) Pattern generator output 02PG02OutputPattern generator output 02 SCLK3CTS3I/OSerial 3 data send enable (Clear To Send)PL31I/OPort L3: I/O port (Schmitt input) Pattern generator output 03 Serial 3 data send enable (Clear To Send)PL31I/OPort L3: I/O port (Schmitt input) Pattern generator output 03 Pattern generator output 03 Pattern generator output 10 Pattern generator output 10 Port L4: I/O portPL41I/OPort L4: I/O port Pattern generator output 10 HISSI1PL51I/OPort L5: I/O port (Schmitt input)	PG00		Output	Pattern generator output 00
PG01 TXD3Output OutputPattern generator output 01 Serial 3 send data: Open-drain output programmablePL21I/OPort L2: I/O port (Schmitt input) Pattern generator output 02PG02 SCLK30utputPattern generator output 02SCLK3 CTS3I/OSerial 3 clock I/OPL3 PG03 TA7OUT1I/OPG10 PG10OutputPort L3: I/O port 8-bit timer 7 output: Output pin of 8-bit timer TMRA6 or TMRA7PL4 PG101I/OPL51I/OPort L5: I/O port (Schmitt input)	RXD3		Input	Serial 3 receive data
TXD3OutputSerial 3 send data: Open-drain output programmablePL21I/OPort L2: I/O port (Schmitt input)PG02OutputPattern generator output 02SCLK3I/OSerial 3 clock I/OTTS3InputSerial 3 data send enable (Clear To Send)PL31I/OPG03OutputTATOUTOutputPL41I/OPort L4: I/O portPG10OutputHS11InputPL51I/OPort L5: I/O port (Schmitt input)	PL1	1	I/O	Port L1: I/O port (Schmitt input)
PL2 1 I/O Port L2: I/O port (Schmitt input) PG02 Output Pattern generator output 02 SCLK3 I/O Serial 3 clock I/O OTS3 Input Serial 3 data send enable (Clear To Send) PL3 1 I/O Port L3: I/O port (Schmitt input) PG03 Output Pattern generator output 03 TA7OUT Output 8-bit timer 7 output: Output pin of 8-bit timer TMRA6 or TMRA7 PL4 1 I/O Port L4: I/O port PG10 Output Pattern generator output 10 HSSI1 Input High speed Serial 1 receive data PL5 1 I/O Port L5: I/O port (Schmitt input)	PG01		Output	Pattern generator output 01
PG02 Output Pattern generator output 02 SCLK3 I/O Serial 3 clock I/O CTS3 Input Serial 3 data send enable (Clear To Send) PL3 1 I/O PG03 Output TA7OUT Output PG10 Output HSSI1 Input PL5 1 I/O Port L5: I/O port (Schmitt input) Pattern generator output 03 Rest output 8-bit timer 7 output: Output pin of 8-bit timer TMRA6 or TMRA7	TXD3		Output	Serial 3 send data: Open-drain output programmable
SCLK3 I/O Serial 3 clock I/O CTS3 Input Serial 3 data send enable (Clear To Send) PL3 1 I/O Port L3: I/O port (Schmitt input) PG03 Output Pattern generator output 03 TA7OUT Output 8-bit timer 7 output: Output pin of 8-bit timer TMRA6 or TMRA7 PL4 1 I/O Port L4: I/O port PG10 Output Pattern generator output 10 HSSI1 Input High speed Serial 1 receive data PL5 1 I/O Port L5: I/O port (Schmitt input)	PL2	1	1/0	Port L2: I/O port (Schmitt input)
CTS3InputSerial 3 data send enable (Clear To Send)PL31I/OPort L3: I/O port (Schmitt input)PG03OutputPattern generator output 03TA7OUTOutput8-bit timer 7 output: Output pin of 8-bit timer TMRA6 or TMRA7PL41I/OPort L4: I/O portPG10OutputPattern generator output 10HSSI1InputHigh speed Serial 1 receive dataPL51I/OPort L5: I/O port (Schmitt input)	PG02	6	Output	Pattern generator output 02
PL3 1 I/O Port L3: I/O port (Schmitt input) PG03 Output Pattern generator output 03 TA7OUT Output 8-bit timer 7 output: Output pin of 8-bit timer TMRA6 or TMRA7 PL4 1 I/O Port L4: I/O port PG10 Output Pattern generator output 10 HSSI1 Input High speed Serial 1 receive data PL5 1 I/O Port L5: I/O port (Schmitt input)	SCLK3)//0	Serial 3 clock I/O
PG03 Output Pattern generator output 03 TA7OUT Output 8-bit timer 7 output: Output pin of 8-bit timer TMRA6 or TMRA7 PL4 1 I/O Port L4: I/O port PG10 Output Pattern generator output 10 HSSI1 Input High speed Serial 1 receive data PL5 1 I/O	CTS3	$\langle \langle \rangle$	Input	Serial 3 data send enable (Clear To Send)
PG03 Output Pattern generator output 03 TA7OUT Output 8-bit timer 7 output: Output pin of 8-bit timer TMRA6 or TMRA7 PL4 1 I/O Port L4: I/O port PG10 Output Pattern generator output 10 HSSI1 Input High speed Serial 1 receive data PL5 1 I/O	PL3	1	< I/O	Port L3: I/O port (Schmitt input)
TA7OUT Output 8-bit timer 7 output: Output pin of 8-bit timer TMRA6 or TMRA7 PL4 1 I/O Port L4: I/O port PG10 Output Pattern generator output 10 HSSI1 Input High speed Serial 1 receive data PL5 1 I/O	PG03		Output	
PL4 1 I/O Port L4: I/O port PG10 Output Pattern generator output 10 HSSI1 Input High speed Serial 1 receive data PL5 1 I/O Port L5: I/O port (Schmitt input)	TA7OUT	~		
HSSI1 Input High speed Serial 1 receive data PL5 1 I/O Port L5: I/O port (Schmitt input)	6	1		
HSSI1 Input High speed Serial 1 receive data PL5 1 I/O Port L5: I/O port (Schmitt input)	/	$\sim >$		
PL5 1 I/O Port L5: I/O port (Schmitt input)		\sim	-	
	PG11	\mathcal{I}	Output	Pattern generator output 11
HSSO1 Output High speed Serial 1 send data			$\langle \rangle$ · ((
PL6 1 1/0 Port L6: I/O port (Schmitt input)		1		
PG12 Output Pattern generator output 12			2.	
HSCLK1 Output High speed Serial 1 clock I/O				
PL7 1 I/O Port L7: I/O port (Schmitt input)		1		
PG13 Output Pattern generator output 13				

Table 2.2.5 Pin	names and functions	(5/5)
	namee and raneadine	(0,0)

Pin name	Number of Pin	I/O	Function			
PM0 to PM7	8	Input	Port M: Input port (Schmitt input)			
AN0 to AN7			Analog input 0 to 7: Pin used to input to AD converter			
KI0 to KI7			Key input 0 to 7: Pin used of Key-on wakeup 0 to 7			
PN0 to PN3	4	Input	Port N: Input port (Schmitt input)			
AN8 to AN11			Analog input 8 to 11: Pin used to input to AD converter			
ADTRG			AD trigger: Signal used for request AD start (Shared with PN3)			
NMI	1	Input	Non-maskable interrupt request pin: Interrupt request pin with programmable falling			
			edge level or with both edge levels programmable (Schmitt input)			
DAOUT0	1	Output	Digital output 0: Pin used to output to DA converter 0			
DAOUT1	1	Output	Digital output 1: Pin used to output to DA converter 1			
AM0, AM1	2	Input	Operation mode:			
			Fixed to AM1="0",AM0="1" External 16-bit bus start			
			Fixed to AM1="1",AM0="0" External 8-bit bus start			
			Fixed to AM1="1",AM0="1" Reserved			
			Fixed to AM1="0",AM0="0" Reserved			
X1 / X2	2	I/O	High-frequency oscillator connection I/O pins			
RESET	1	Input	Reset: Initializes TMP92CM27 (Schmitt input, with pull-up register)			
AVCC / VREFH	1	Input	Pin used to both power supply pin for AD converter and standard power supply for AD			
			converter (H)			
AVSS / VREFL	1	Input	Pin used to both GND pin for AD converter (0V) and standard power supply pin for AD			
			converter (L)			
DAVCC /	1	Input	Pin used to both power supply pin for DA converter and standard power supply for DA			
DAREF			converter			
DAVSS	1	Input	Pin used to both GND pin for DA converter (0V)			
DVCC	4	-	Power supply pin (All DVCC pins should be connected with the power supply pin)			
DVSS	4	-	GND pins (0V) (All DVSS pins should be connected with GND (0V))			

3. Operation

This section describes the basic components, functions and operation of the TMP92CM27.

3.1 CPU

The TMP92CM27 contains an advanced high-speed 32-bit CPU (TLCS-900/H1 CPU)

3.1.1 CPU Outline

TLCS-900/H1 CPU is high-speed and high-performance CPU based on TLCS-900/L1 CPU.TLCS-900/H1 CPU has expanded 32-bit internal data bus to process instructions more quickly.

Outline is as follows:

	TMP92CM27 Outline			
Parameter	TMP92CM27			
Width of CPU address bus	24 bits			
Width of CPU data bus	32 bits			
Internal operating frequency	Max 20MHz			
Minimum bus cycle	1-clock access (50ns at f _{SYS} = 20MHz)			
Internal RAM	32-bit 1-clock access			
Internal I/O	8-bit, CGEAR, INTC, PORT, MEMC, 2-clock TMRA, TMRB, PG, SIO, SBI, access SDRAMC, ADC, DAC, WDT 16-bit, HSIO 2-clock access			
External memory (SRAM etc)	8 ro 16-bit 2-clock access (can insert some waits)			
External memory (SDRAM)	16-bit 1-clock access			
Minimum instruction Execution cycle	1-clock(50ns at f _{SYS} = 20MHz)			
Conditional jump	2-clock(100ns at f _{SYS} = 20MHz)			
Instruction queue buffer	12 bytes			
Instruction set	Compatible with TLCS-900/L1 (LDX instruction is deleted)			
CPU mode	Only maximum mode			
Micro DMA	8 channel			

Table 3.1.1 TMP92CM27 Outline

3.1.2 Reset Operation

When resetting the TMP92CM27, ensure that the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then hold the $\overline{\text{RESET}}$ input low for at least 20 system clocks (16 µs at fc = 40 MHz).

At reset, since the clock doubler (PLL) is bypassed and clock-gear is set to 1/16, system clock operates at 1.25 MHz (fc = 40 MHz).

When the reset has been accepted, the CPU performs the following:

 Sets the program counter (PC) as follows in accordance with the reset vector stored at address FFFF00H to FFFF02H:

PC<7:0>	←	data in location FFFF00H
101102	`	

- PC<15:8> ← data in location FFFF01H
- PC<23:16> \leftarrow data in location FFFF02H
- Sets the stack pointer (XSP) to 0000000H?
- Sets bits <IFF2:0> of the status register (SR) to "111" (thereby setting the interrupt level mask register to level 7)
- Clears bits <RFP1:0> of the status register to "00" (there by selecting register bank 0).

When the reset is released, the CPU starts executing instructions according to the program counter settings. CPU internal registers not mentioned above do not change when the reset is released.

When the reset is accepted, the CPU sets internal I/O, ports and other pins as follows.

- Initializes the internal I/O registers as table of "special function register" in section 5.
- Sets the port pins, including the pins that also act as internal I/O, to general-purpose input or output port mode.

Internal reset is released as soon as external reset is released.

The operation of memory controller cannot be insured until power supply becomes stable after power-on reset. The external RAM data provided before turning on the TMP92CM27 may be spoiled because the control signals are unstable until power supply becomes stable after power-on reset.



Figure 3.1.1 Power on Reset Timing Example

 \langle

3.1.3 Setting of AM0 and AM1

Set AM1 and AM0 pins like Table 3.1.2 according to system usage.

Table 3.1.2 Operation	n Mode Setup	Mode Setup Table		
Operation mode	Mode Setup Input Pin			
Operation mode	RESET	AM1	AMØ	
16-bit external bus start (Multi 16 Mode)		0		
8-bit external bus start (Multi 8 Mode)			0	
Reserved	~		1	
Reserved		○ o ○ ◇	0	
		(
		\overline{O}	\mathcal{O}	
)	
\bigcirc				
(\bigcirc)		\checkmark		
	\bigcirc			
	\geq			
\sim				

Table 3.1.2 Operation Mode Setup Table

3.2 Memory Map

Figure 3.2.1 is a memory map of the TMPP92CM27.



Note 1: Provisional emulator control area is for an emulator, it is mapped F00000H to F0FFFFH after reset. On emulator \overline{WR} signal and \overline{RD} signal are asserted, when this area is accessed. Be carefull to use external memory.

Note 2: Don't use the last 16-bytes area (FFFFF0H to FFFFFH). This area is reserved for an emulator.

3.3 Clock Function and Stand-by Function

TMP92CM27 contains (1) clock gear, (2) clock doubler (PLL), (3) stand-by controller and (4) noise reducing circuit. They are used for low power, low noise systems.

This chapter is organized as follows:

- 3.3.1 Block diagram of system clock
- 3.3.2 SFR
- 3.3.3 System clock controller
- 3.3.4 Clock doubler (PLL)
- 3.3.5 Noise reducing circuits
- 3.3.6 Stand-by controller

The clock operating modes are as follows: (a) single clock mode (X1, X2 pins only), (b) dual clock mode (X1, X2 pins and PLL).

Figure 3.3.1 shows a transition figure.



Note 1: If you shift from NORMAL mode with use of PLL to NORMAL mode, execute following setting in the same order.
1) Change CPU clock (PLLCR0 <FCSEL> ← "0")
2) Stop PLL circuit (PLLCR1 <PLLON> ← "0")

to 0. We much hits day a biff from NORMAL mode with use of DLL to OTO

Note 2: It's prohibited to shift from NORMAL mode with use of PLL to STOP mode directly.

You should set NORMAL mode once, and then shift to STOP mode. (You should stop high-frequency oscillator after you stop PLL.)

Figure 3.3.1 System Clock Block Diagram

The clock frequency input from the X1 and X2 pins is called f_{OSCH} and clock frequency selected by SYSCR1<SYSCK> is called the system clock f_{FPH} . The system clock f_{SYS} is defined as the divided clock of f_{FPH} , and one cycle of f_{SYS} is defined to as one state.

3.3.1 Block Diagram of System Clock



3.3.	2 SFR								
		7	6	5	4	3	2	1	0
SYSCR0	Bit symbol						-		
(10E0H)	Read/Write						R/W		
	After reset						0		
	Function						Always write "0"		
		7	6	5	4	3	2		0
SYSCR1 (10E1H)	Bit symbol						GEAR2	GEAR1	GEAR0
	Read/Write					$\langle \rangle$		R/W	
	After reset							0	0
	Function						1 1 2	alue of high-	frequency (fc)
							000: fc		
							001: fc/2	$(\subset$	
						$\langle \langle \rangle$	010: fc/4	12	\searrow
					(\sim	011: fc/8	\mathcal{A}	
						// 5)	100: fc/16 101: (Reserv	(\bigcirc)	\sim
						\subseteq	101. (Reserv 110: (Reserv))
							111: (Reserv		/
		7	6	5	4	3	2	1	0
SYSCR2	Bit symbol	_		WUPTM1_	WUPTM0	HALTM1	HALTMO	\sim	DRVE
(10E2H)	Read/Write	R/W		R/W	R/W	R/W	RW		R/W
	After reset	0		1	0	1	(1)		0
	Function	Always		Warm-up tin	ier	HALT mode			1:
		write "0"		00: Reserve	d (00: Reserve	d		The inside of
			(01: 28/input	frequency	01: STOP m	lode		STOP mode
			(10: 214/input		10: IDLE1 m	node		also drives a pin
			\square	11: 2 ¹⁶ /input	frequency	11: IDLE2 m	node		Pill

QED 222

Note 1: SYSCR0<bit7> can read "1".

Note 2: SYSCR0<bit6:3>, SYSCR0<bit1:0>, SYSCR1<bit7:3>, and SYSCR2<bit6,1> can read "0".

Figure 3.3.3 SFR for System Clock

		7	6	5	4	3	2	1	0			
EMCCR0	Bit symbol	PROTECT	/				EXTIN	DRVOSCH				
(10E3H)	Read/Write	R					R/W	R/W				
	After reset	0					0	1				
	Function	Protect flag 0: OFF 1: ON					1: External clock	fc oscillator driver ability 1: Normal 0: Weak				
EMCCR1	Bit symbol											
(10E4H)	Read/Write											
	After reset		Switching the protect ON/OFF human to follow and VEV									
	Function	Switching the protect ON/OFF by write to following 1st-KEY, 2nd-KEY 1st-KEY: EMCCR1 = 5AH, EMCCR2 = A5H in succession write 2nd-KEY: EMCCR1 = A5H, EMCCR2 = 5AH in succession write										
EMCCR2	Bit symbol											
(10E5H)	Read/Write				,,							
	After reset											
	Function					$\overline{\rightarrow}$		$\underline{\mathcal{A}}$				
					((/	\diamond	\bigcirc)			
	Note 1: EMC	CR0 <bit0> c</bit0>	an read "1".						/			
	Note 2: EMC	CR0 <bit6:3></bit6:3>	can read "0)".		\sim	(\mathcal{O})					
	Note 3: In ca	ise restartin	g the oscill	lator in the	stop oscilla	tion state (e.g. Restar	t the oscilla	tor in STO			

ote 3: In case restarting the oscillator in the stop of mode), set (EMCCR0)<DRVOSCH> = "1".

Figure 3.3.4 SFR for System Clock

PLLCR0 (10E8H)

	7	6	5	4	3	2	1	0
Bit symbol		FCSEL	LUPFG	/				
Read/Write		R/W	R					
After reset		0	0			\geq		
Function		Select fc clock 0: f _{OSCH} 1: f _{PLL}	Lock up timer status flag 0: Not end 1: End				S	

Note 1: Be carefull that logic of PLLCR0<LUPFG> is different from 900/L's DFM.

Note 2: PLLCR0<bit7>,<bit4:0> can read "0".

PLLCF (10E9H

					11	\geq		$\langle \rangle$
	7	6	5	4	3	2		0
Bit symbol	PLLON				7/A,		\mathcal{T}	
Read/Write	R/W				\bigcirc		SN/)
After reset	0			())	/	\times	/
Function	Control on/off 0: OFF				\uparrow	C		
	1: ON		G		($\overline{\mathbb{A}}$		

Note 1: PLLCR1<bit6:0> can read "0".

Figure 3.3.5 SFR for PLL

3.3.3 System Clock Controller

The system clock controller generates the system clock signal (fsys) for the CPU core and internal I/O. It contains a oscillation circuits, PLL and a clock gear circuit for high-frequency (fc) operation. The register SYSCR1<GEAR2:0> sets the high-frequency clock gear to either 1, 2, 4, 8 or 16 (fc, fc/2, fc/4, fc/8 or fc/16). These functions can reduce the power consumption of the equipment in which the device is installed.

The initialization $\langle GEAR2:0 \rangle = "100"$ will cause the system clock (fsys) to be set to fc/32 (fc/16 \times 1/2) after reset.

For example, fsys is set to 1.25 MHz when the 40 MHz oscillator is connected to the X1 and X2 pins.

(1) Clock gear controller

The f_{FPH} is set according to the contents of the clock gear select register SYSCR1<GEAR2:0> to either fc, fc/2, fc/4, fc/8 or fc/16. Using the clock gear to select a lower value of f_{FPH} reduces power consumption.

Example: Changing to a high-frequency gear

SYSCR1 EQU 10E1H

LD (SYSCR1), XXXXX001B

LD (DUMMY), 00H

Changes f_{SYS} to fc/2. Dummy instruction

X: Don't care

(High-speed clock gear changing)

To change the clock gear, write the register value to the SYSCR1 <GEAR2:0> register. It is necessary the warm-up time until changing after writing the register value.

There is the possibility that the instruction next to the clock gear changing instruction is executed by the clock gear before changing. To execute the instruction next to the clock gear switching instruction by the clock gear after changing, input the dummy instruction as follows (instruction to execute the write cycle).



3.3.4 Clock Doubler (PLL)

PLL outputs the f_{PLL} clock signal, which is four times as fast as f_{OSCH} . It can use the low-speed-frequency oscillator, even though the internal clock is high-frequency.

A reset initializes PLL to stop status, setting to PLLCR0, PLLCR1 register is needed before use.

Like an oscillator, this circuit requires time to stabilize. This is called the lock up time and it is measured by 16-stage binary counter. Lock up time is about 1.6 ms at $f_{OSCH} = 10$ MHz.

Note 1: Input frequency limitation for PLL

The limitation of input frequency (High-frequency oscillation) for PLL is following. $f_{OSCH} = 6$ to 10 MHz (V_{CC} = 3.0 to 3.6 V)

 \bigcirc

Note 2: PLLCR0 <LUPFG>

The logic of PLLCR0 <LUPFG> is different from 900/L1's DFM. Be careful to judge an end of lock up time

The following is an setting example for PLD starting and PLL stopping.

Examp	ole 1: PL	L starting		\rightarrow	
PLLCF	RO EQI	U 10E8H			(75)
PLLCF	R1 EQI	U 10E9H			
	LD	(PLLCR1),	1 X X X X X X X B	; Enables F	PLL operation and starts lock up.
LUP:	BIT	5, (PLLCR0		; Detects a	nd of lock up.
	JR	Z, LUP		; f Delects el	
	LD	(PLLCR0),	X1XXXXXB	; Changes	fc from 10 MHz to 40 MHz.
X: Don	i't care	C))
<pllon< td=""><td> ></td><td>$(7/\wedge)$</td><td></td><td></td><td></td></pllon<>	>	$(7/\wedge)$			
<fcsel< td=""><td>></td><td></td><td></td><td>\rightarrow</td><td>/</td></fcsel<>	>			\rightarrow	/
PLL out	put: f _{PLL}		- (WWWWW	$\mathcal{M}\mathcal{M}$	<u>XVVVVVVVVVVVVVVVVVV</u>
Lock up	timer	> 4	Counts up by fo	озсн	
<lupfo< td=""><td>6></td><td>~</td><td>During lock</td><td>k up</td><td>After lock up</td></lupfo<>	6>	~	During lock	k up	After lock up
System	clock f _{sys}	\sum	$\wedge \wedge \wedge$	\sum	
		Starts PL	L operation and		Changes from 10 MHz to 40 MH
		starts loc	к ир	Er	nds of lock up



Example 2: PLL stopping

Limitation point on the use of PLL

1.	If you stop PLL operate the same order.	tion during using PLL, you should execute following setting in
	LD (PLLCR0),	00H ; Change the clock f _{PLL} to f _{OSCH}
	LD (PLLCR0), LD (PLLCR1),	
	Examples of settings	
(2)	Change/stop control	
(2)	Change/stop control	$\langle (//) \rangle$
	(OK) PLL use mod	le (f _{PLL}) \rightarrow Set the STOP mode \rightarrow High-frequency oscillator
	operation mo	de (f_{OSCH}) \rightarrow PLL stop \rightarrow Halt (High-frequency oscillator stop)
	LD (SYSCR2),	0 X 0 1 X - B ; Set the STOP mode (This command can execute before use of PLL)
	LD (PLLCR0),	X 0 – X X X X X B ; Change the system clock f _{PLL} to f _{OSCH}
	LD (PLLCR1),	0 X X X X X X B PLL stop
	HALT	; Shiff to STOP mode
	(Ennon) DI L 1100 m	node $(f_{PLL}) \rightarrow$ Set the STOP mode \rightarrow Halt (High-frequency
	(Error) PLL use m oscillator st	
	0501112101 50	ob,
	LD (SYSCR2),	0 X - + 0 1 X - B ; Set the STOP mode
		(This command and supports hefers use of DLL)
		(This command can execute before use of PLL)
	HALT	; Shift to STOP mode
	HALT	

3.3.5 Noise Reduction Circuits

Noise reduction circuits are built-in, allowing implementation of the following features.

- (1) Reduced drivability for high-frequency oscillator
- (2) Single drive for high-frequency oscillator
- (3) SFR protection of register contents

These functions need a setup by EMCCR0, EMCCR1, and EMCCR2 register. (1) to (3) is explained below.

(1) Reduced drivability for high-frequency oscillator

(Purpose)

Reduces noise and power for oscillator when a resonator is used.



(Setting method)

The drive ability of the oscillator is reduced by writing "0" to EMCCR0 <DRVOSCH> register. By reset, <DRVOSCH> is initialized to "1" and the oscillator starts oscillation by normal drivability when the power-supply is on.

Note: This function (EMCCR0 <DRVOSCH> = "0") is available to use in case of fosch= 6 to 10 MHz condition. (2) Single drive for high-frequency oscillator

(Purpose)

Not need twin drive and protect mistake operation by inputted noise to X2 pin when the external oscillator is used.



(Setting method)

The oscillator is disabled and starts operation as buffer by writing "1" to EMCCR0 <EXTIN> register. X2 pin is always outputted "1".

By reset, <EXTIN> is initialized to "0".

(3) Runaway provision with SFR protection register

(Purpose)

Provision in runaway of program by noise mixing.

Write operation to specified SFR is prohibited so that provision program in runaway prevents that it is in the state which is fetch impossibility by stopping of clock, memory control register (memory controller) is changed.

And error handling in runaway becomes easy by INTPO interruption.

Specified SFR list

1. Memory controller

B0CSL/H, B1CSL/H, B2CSL/H, B3CSL/H, B4CSL/H, B5CSL/H, BEXCSL/H MSAR0, MSAR1, MSAR2, MSAR3, MSAR4, MSAR5 MAMR0, MAMR1, MAMR2, MAMR3, MAMR4, MAMR5, PMEMCR

2. Clock gear SYSCR0, SYSCR1, SYSCR2, EMCCR0

3. PLL

PLLCR0, PLLCR1

(Operation explanation)

Execute and release of protection (write operation to specified SFR) becomes possible by setting up a double key to EMCCR1 and EMCCR2 register.

(Double key)

1st KEY: Succession writes in 5AH at EMCCR1 and A5H at EMCCR2 2nd KEY: Succession writes in A5H at EMCCR1 and 5AH at EMCCR2

A state of protection can be confirmed by reading EMCCR0 <PROTECT>.

By reset, protection becomes OFF.

And INTPO interruption occurs when write operation to specified SFR was executed with protection on state.

3.3.6 Stand-by Controller

(1) HALT modes and port drive register

When the HALT instruction is executed, the operating mode switches to IDLE2, IDLE1 or STOP mode, depending on the contents of the SYSCR2 <HALTM1:0> register.

The subsequent actions performed in each mode are as follows:

1. IDLE2: Only the CPU halts.

The internal I/O is available to select operation during IDLE2 mode by setting the following register.

Table 3.3.1 shows the registers of setting operation during IDLE2 mode.

Internal I/O	SFR
TMRA01	TA01RUN <i2ta01></i2ta01>
TMRA23	TA23RUN <i2ta23></i2ta23>
TMRA45	TA45RUN <i2ta45></i2ta45>
TMRA67	TA67RUN <i2ta67></i2ta67>
TMRB0	TBORUN <i2tb0></i2tb0>
TMRB1	TB1RUN <i2tb1></i2tb1>
TMRB2	TB2RUN <i2tb2></i2tb2>
TMRB3	TB3RUN <i2tb3></i2tb3>
TMRB4	TB4RUN <i2tb4></i2tb4>
TMRB5	TB5RUN <i2tb5></i2tb5>
SIO0	SC0MOD1 <i2s0></i2s0>
SIO1	SC1MOD1 <i2s1></i2s1>
SIO2	SC2MOD1 <i2s2></i2s2>
SIO3	SC3MOD1 <i2s3></i2s3>
SBIO	SBI0BR0<12SBI0>
SBI1	SBI1BR0 <i2sbi1></i2sbi1>
AD Converter	ADMOD1 <i2ad></i2ad>
WDT	WDMOD <i2wdt></i2wdt>

Table 3.3.1 SFR Setting Operation during IDLE2 Mode

2. IDLE1: Only the oscillator and the Special timer for clock operate.

3. STOP: All internal circuits stop operating.

The operation of each of the different HALT modes is described in Table 3.3.2

	Tabl	e 5.5.2 I/O Operation during HP				
HALT Mode		IDLE2	IDLE1	STOP		
SYSCR2 <haltm1:0></haltm1:0>		11	10	01		
	CPU		Stop			
	I/O ports	The state at the time of "HALT" instruction execution is held.	Table 3.3.8 references			
	TMRA, TMRB		(7/4)			
	SIO, SBI	Available to select	Stop			
Block	AD converter	operation block				
	WDT					
	SDRAMC,					
	Interrupt controller,	Operate		\bigcirc		
	HSIO,			$\langle \rangle$) h		
	PG (Note)					
			7. V	/ //		

- Note 1: When operating PG in the IDLE2 mode, it is necessary to set operation at the time of the IDLE2 mode of the block (TMRA or TMRB) chosen as a trigger as permission.
- Note 2: It is necessary to set up the state in each HALT mode of a D/A converter in DAC0CNT0/DAC1CNT0 register before HALT instruction execution.

(2) How to release the HALT mode

These halt states can be released by resetting or requesting an interrupt. The halt release sources are determined by the combination between the states of interrupt mask register <IFF2:0> and the HALT modes. The details for releasing the halt status are shown in Table 3.3.3.

• Released by requesting an interrupt

The operating released from the HALT mode depends on the interrupt enabled status. When the interrupt request level set before executing the "HALT" instruction exceeds the value of interrupt mask register, the interrupt due to the source is processed after releasing the HALT mode, and CPU status executing an instruction that follows the "HALT" instruction. When the interrupt request level set before executing the "HALT" instruction is less than the value of the interrupt mask register, releasing the HALT mode is not executed. (in non-maskable interrupts, interrupt processing is processed after releasing the HALT mode regardless of the value of the mask register.) However only for INTO to INT7 interrupts, even if the interrupt request level set before executing the halt instruction is less than the value of the interrupt mask register, releasing the HALT mode of the interrupt mask register, releasing the HALT mode set before executing the halt instruction is less than the value of the interrupt mask register, releasing the HALT mode set before executing the halt instruction is less than the value of the interrupt mask register, releasing the HALT mode is executed. In this case, interrupt processing is not performed, and CPU starts executing the instruction next to the halt instruction, but the interrupt request flag is held at "1".

• Releasing by resetting

Releasing all halt status is executed by resetting.

When the STOP mode is released by RESET, it is necessry enough resetting time (see Table 3.3.4 Example of a setting of Warm up time of oscillator) to set the operation of the oscillator to be stable.

When releasing the HALT mode by resetting, the internal RAM data keeps the state before the "HALT" instruction is executed. However the other settings contents are initialized. (Releasing due to interrupts keeps the state before the "HALT" instruction is executed.)

	Status of Received Interrupt		Inte	errupt Enat	oled	Interrupt Disabled		
			(Interrupt le	evel) ≥ (Inte	rrupt mask)	(Interrupt level) < (Interrupt mask)		
		HALT Mode	IDLE2	IDLE1	STOP	IDLE2	IDLE1	STOP
		NMI	•	•	*1	-((_
		INTWDT	•	×	×	-(\mathcal{D}	-
		INT0 to 3 (Note 1)	•	•	★*1	$(\bigcirc \land$	0	0 ^{*1}
e		INT4 to 7 (PORT) (Note 1) (Note 3)	•	•	★1	$\langle 0 \rangle$	0	0 ^{*1}
Source of Halt State Clearance		INT4 to 7 (TMRB0 to 1) (Note 3)	•	×	×	×	×	×
Clear		INT8 to B (PORT) (Note 1) (Note 3)	•	×	×)X	×	×
ate C	nterrupt	INT8 to B (TMRB2 to 3) (Note 3)	•	×	×	×	×	×
t Sta	Inter	INTTA0 to 7	•	×	$A(\times)$	×	×	×
: Hal		INTTB00 to 51, INTTBOX	•	×	×	×	X	×
ie of		INTRX0 to 3, INTTX0 to 3	•	×((/	×	×		×
ourc		INTAD	•	×)×	×~	J*/) ×
S		INTSBI0 to 1	•		×	×	X	×
		INTHSC0 to 1	• (X	×	×	×	×
		KI (Key On WakeUp) (Note 2)	0	$\langle \rangle$	0 ^{*1}		0	0 ^{*1}
	RESET			\searrow	Initiali	zeLSI		

Table 2.2.2	Course of Light State Clearance and Light Clearance Operation
	Source of Halt State Clearance and Halt Clearance Operation

- +: After clearing the HALT mode, CPU starts interrupt processing.
- •: After clearing the HALT mode, CPU resumes executing starting from instruction following the Halt instruction.
- ×: It can not be used to release the HALT mode.
- -: The priority level (interrupt request level) of non-maskable interrupts is fixed to "7", the highest priority level. There is not this combination type.
- *1: Releasing the HALT mode is executed after passing the warm-up time.
 - Note 1: When the HALT mode is cleared by an INT0 to B interrupt of the level mode in the interrupt enabled status, hold level "H" until starting interrupt processing. If level "L" is set before holding level "L", interrupt processing is correctly started.

Note 2: Although a KI can cancel all HALT mode states, the function as interruption does not have it.

Note 3: The operation of the HALT release of INT4 to INTB becomes operation of (PORT) when setting it to the INTn input by the port setting. It becomes operation of (TMRB) when setting it to 16 bit timer input.

Note 4: Set the INTSEL register when you use interrupt to which the interrupt factor is used combinedly. Details wish the reference to "Interrupt control of 3.3.4 interrupt controllers (3)".

Example.	An INT0 inte		lt state when the device is in IDLE1 mode.	
Address 10003H 10006H 10009H 1000CH 1000EH 1000EH	LD (IIMC LD (INTE EI 5	1), 00H ; 2), 00H ; 501), 06H ; CR2), 28H ;	Selects INT0 interrupt rising edge. Selects INT0 interrupt edge Sets INT0 interrupt level to 6. Sets interrupt level to 5 for CPU. Sets HALT mode to IDLE1 mode. Halts CPU.	
INT0			► INT0 interrupt routine	
10012H	LD XX, X	x	RETI	

(3) Operation

1. IDLE2 mode

In IDLE2 mode only specific internal I/O operations, as designated by the IDLE2 setting register, can take place. Instruction execution by the CPU stops.

Figure 3.3.6 illustrates an example of the timing for clearance of the IDLE2 mode halt state by an interrupt.



Figure 3.3.6 Timing Chart for IDLE2 Mode Halt State Cleared by Interrupt

2. IDLE1 mode

In IDLE1 mode, only the internal oscillator and Special timer for Clock continue to operate. The system clock stops.

In the halt state, the interrupt request is sampled asynchronously with the system clock; however, clearance of the halt state (e.g., restart of operation) is synchronous with it.

Figure 3.3.7 illustrates the timing for clearance of the IDLE1 mode halt state by an interrupt.



Figure 3.3.7 Timing Chart for IDLE1 Mode Halt State Cleared by Interrupt

3. STOP mode

When STOP mode is selected, all internal circuits stop, including the internal oscillator.

After STOP mode has been cleared system clock output starts when the warm-up time has elapsed, in order to allow oscillation to stabilize.

The example of a setting of the Warm-up time at the time of STOP mode release is shown in Table 3.3.4.

Figure 3.3.8 illustrates the timing for clearance of the STOP mode halt state by an interrupt.



Figure 3.3.8 Timing Chart for STOP Mode Halt State Cleared by Interrupt

Table 3.3.4 Example of a setting of Warm-up time of oscillator (at the time of STOP mode release)



3.3 Clock Function and Stand-by Function

TMP92CM27 contains (1) clock gear, (2) clock doubler (PLL), (3) stand-by controller and (4) noise reducing circuit. They are used for low power, low noise systems.

This chapter is organized as follows:

- 3.3.1 Block diagram of system clock
- 3.3.2 SFR
- 3.3.3 System clock controller
- 3.3.4 Clock doubler (PLL)
- 3.3.5 Noise reducing circuits
- 3.3.6 Stand-by controller
The clock operating modes are as follows: (a) single clock mode (X1, X2 pins only), (b) dual clock mode (X1, X2 pins and PLL).

Figure 3.3.1 shows a transition figure.



Note 1: If you shift from NORMAL mode with use of PLL to NORMAL mode, execute following setting in the same order.
1) Change CPU clock (PLLCR0 <FCSEL> ← "0")
2) Stop PLL circuit (PLLCR1 <PLLON> ← "0")

to 0. We much hits day a biff from NORMAL mode with use of DLL to OTO

Note 2: It's prohibited to shift from NORMAL mode with use of PLL to STOP mode directly.

You should set NORMAL mode once, and then shift to STOP mode. (You should stop high-frequency oscillator after you stop PLL.)

Figure 3.3.1 System Clock Block Diagram

The clock frequency input from the X1 and X2 pins is called f_{OSCH} and clock frequency selected by SYSCR1<SYSCK> is called the system clock f_{FPH} . The system clock f_{SYS} is defined as the divided clock of f_{FPH} , and one cycle of f_{SYS} is defined to as one state.

3.3.1 Block Diagram of System Clock



3.3.	2 SFR								
		7	6	5	4	3	2	1	0
SYSCR0	Bit symbol						-		
(10E0H)	Read/Write						R/W		
	After reset						0		
	Function						Always write "0"		
		7	6	5	4	3	2		0
SYSCR1 (10E1H)	Bit symbol						GEAR2	GEAR1	GEAR0
	Read/Write					$\langle \rangle$		R/W	
	After reset							0	0
	Function						1 1 2	alue of high-	frequency (fc)
							000: fc		
							001: fc/2	$(\subset$	
						$\langle \langle \rangle$	010: fc/4	12	\searrow
					(\sim	011: fc/8	\mathcal{A}	
						// 5)	100: fc/16 101: (Reserv	(\bigcirc)	\sim
						\subseteq	1101: (Reserv))
							111: (Reserv		/
		7	6	5	4	3	2	1	0
SYSCR2	Bit symbol	_		WUPTM1_	WUPTM0	HALTM1	HALTMO	\sim	DRVE
(10E2H)	Read/Write	R/W		R/W	R/W	R/W	RW		R/W
	After reset	0		1	0	1	(1)		0
	Function	Always		Warm-up tin	ier	HALT mode			1:
		write "0"		00: Reserve	d (00: Reserve	d		The inside of
			(01: 28/input	frequency	01: STOP m	lode		STOP mode
			(10: 214/input		10: IDLE1 m	node		also drives a pin
			\square	11: 2 ¹⁶ /input	frequency	11: IDLE2 m	node		pin

QED 222

Note 1: SYSCR0<bit7> can read "1".

Note 2: SYSCR0<bit6:3>, SYSCR0<bit1:0>, SYSCR1<bit7:3>, and SYSCR2<bit6,1> can read "0".

Figure 3.3.3 SFR for System Clock

		7	6	5	4	3	2	1	0			
EMCCR0	Bit symbol	PROTECT					EXTIN	DRVOSCH				
(10E3H)	Read/Write	R					R/W	R/W				
	After reset	0					0	1				
	Function	Protect flag 0: OFF 1: ON					1: External clock	fc oscillator driver ability 1: Normal 0: Weak				
EMCCR1	Bit symbol											
(10E4H)	Read/Write											
	After reset		Switching the protect ON/OFF human to follow and VEV									
	Function	Switching the protect ON/OFF by write to following 1st-KEY, 2nd-KEY 1st-KEY: EMCCR1 = 5AH, EMCCR2 = A5H in succession write 2nd-KEY: EMCCR1 = A5H, EMCCR2 = 5AH in succession write										
EMCCR2	Bit symbol											
(10E5H)	Read/Write				,,							
	After reset											
	Function					$\overline{\rightarrow }$		$\underline{\mathcal{A}}$				
					((/	\diamond	\bigcirc)			
	Note 1: EMC	CR0 <bit0> c</bit0>	an read "1".						/			
	Note 2: EMC	CR0 <bit6:3></bit6:3>	can read "0)".		\sim	(\mathcal{O})					
	Note 3: In ca	ise restartin	g the oscill	lator in the	stop oscilla	tion state (e.g. Restar	t the oscilla	tor in STO			

ote 3: In case restarting the oscillator in the stop of mode), set (EMCCR0)<DRVOSCH> = "1".

Figure 3.3.4 SFR for System Clock

PLLCR0 (10E8H)

	7	6	5	4	3	2	1	0
Bit symbol		FCSEL	LUPFG	/				
Read/Write		R/W	R					
After reset		0	0			\geq		
Function		Select fc clock 0: f _{OSCH} 1: f _{PLL}	Lock up timer status flag 0: Not end 1: End				S	

Note 1: Be carefull that logic of PLLCR0<LUPFG> is different from 900/L's DFM.

Note 2: PLLCR0<bit7>,<bit4:0> can read "0".

PLLCF (10E9H

					11	\geq		$\langle \rangle$
	7	6	5	4	3	2		0
Bit symbol	PLLON				7/A,		\mathcal{T}	
Read/Write	R/W				\bigcirc		SIV)
After reset	0			())	/	\times	/
Function	Control on/off 0: OFF				\uparrow	C		
	1: ON		G		($\overline{\mathbb{A}}$		

Note 1: PLLCR1<bit6:0> can read "0".

Figure 3.3.5 SFR for PLL

3.3.3 System Clock Controller

The system clock controller generates the system clock signal (fsys) for the CPU core and internal I/O. It contains a oscillation circuits, PLL and a clock gear circuit for high-frequency (fc) operation. The register SYSCR1<GEAR2:0> sets the high-frequency clock gear to either 1, 2, 4, 8 or 16 (fc, fc/2, fc/4, fc/8 or fc/16). These functions can reduce the power consumption of the equipment in which the device is installed.

The initialization $\langle GEAR2:0 \rangle = "100"$ will cause the system clock (fsys) to be set to fc/32 (fc/16 \times 1/2) after reset.

For example, fsys is set to 1.25 MHz when the 40 MHz oscillator is connected to the X1 and X2 pins.

(1) Clock gear controller

The f_{FPH} is set according to the contents of the clock gear select register SYSCR1<GEAR2:0> to either fc, fc/2, fc/4, fc/8 or fc/16. Using the clock gear to select a lower value of f_{FPH} reduces power consumption.

Example: Changing to a high-frequency gear

SYSCR1 EQU 10E1H

LD (SYSCR1), XXXXX001B

LD (DUMMY), 00H

Changes f_{SYS} to fc/2. Dummy instruction

X: Don't care

(High-speed clock gear changing)

To change the clock gear, write the register value to the SYSCR1 <GEAR2:0> register. It is necessary the warm-up time until changing after writing the register value.

There is the possibility that the instruction next to the clock gear changing instruction is executed by the clock gear before changing. To execute the instruction next to the clock gear switching instruction by the clock gear after changing, input the dummy instruction as follows (instruction to execute the write cycle).



3.3.4 Clock Doubler (PLL)

PLL outputs the f_{PLL} clock signal, which is four times as fast as f_{OSCH} . It can use the low-speed-frequency oscillator, even though the internal clock is high-frequency.

A reset initializes PLL to stop status, setting to PLLCR0, PLLCR1 register is needed before use.

Like an oscillator, this circuit requires time to stabilize. This is called the lock up time and it is measured by 16-stage binary counter. Lock up time is about 1.6 ms at $f_{OSCH} = 10$ MHz.

Note 1: Input frequency limitation for PLL

The limitation of input frequency (High-frequency oscillation) for PLL is following. $f_{OSCH} = 6$ to 10 MHz (V_{CC} = 3.0 to 3.6 V)

 \bigcirc

Note 2: PLLCR0 <LUPFG>

The logic of PLLCR0 <LUPFG> is different from 900/L1's DFM. Be careful to judge an end of lock up time

The following is an setting example for PLD starting and PLL stopping.

Examp	ole 1: PL	L starting		\rightarrow	
PLLCF	RO EQI	U 10E8H			(75)
PLLCF	R1 EQI	U 10E9H			
	LD	(PLLCR1),	1 X X X X X X X B	; Enables F	PLL operation and starts lock up.
LUP:	BIT	5, (PLLCR0		; Detects a	nd of lock up.
	JR	Z, LUP		; f Delects el	
	LD	(PLLCR0),	X1XXXXXB	; Changes	fc from 10 MHz to 40 MHz.
X: Don	ı't care	C))
<pllon< td=""><td> ></td><td>$(7/\wedge)$</td><td></td><td></td><td></td></pllon<>	>	$(7/\wedge)$			
<fcsel< td=""><td>></td><td></td><td></td><td>\rightarrow</td><td>/</td></fcsel<>	>			\rightarrow	/
PLL out	put: f _{PLL}		- (WWWWW	$\mathcal{M}\mathcal{M}$	<u>XVVVVVVVVVVVVVVVVVV</u>
Lock up	timer	> 4	Counts up by fo	озсн	
<lupfo< td=""><td>6></td><td>~</td><td>During lock</td><td>k up</td><td>After lock up</td></lupfo<>	6>	~	During lock	k up	After lock up
System	clock f _{sys}	\sum	$\wedge \wedge \wedge$	\sum	
)	Starts PL	L operation and		Changes from 10 MHz to 40 MH
		starts loc	к ир	Er	nds of lock up



Example 2: PLL stopping

Limitation point on the use of PLL

1.	If you stop PLL operate the same order.	tion during using PLL, you should execute following setting in
	LD (PLLCR0),	00H ; Change the clock f _{PLL} to f _{OSCH}
	LD (PLLCR0), LD (PLLCR1),	
	Examples of settings	
(2)	Change/stop control	
(2)	Change/stop control	$\langle (//) \rangle$
	(OK) PLL use mod	le (f _{PLL}) \rightarrow Set the STOP mode \rightarrow High-frequency oscillator
	operation mo	de (f_{OSCH}) \rightarrow PLL stop \rightarrow Halt (High-frequency oscillator stop)
	LD (SYSCR2),	0 X 0 1 X - B ; Set the STOP mode (This command can execute before use of PLL)
	LD (PLLCR0),	X 0 – X X X X X B ; Change the system clock f _{PLL} to f _{OSCH}
	LD (PLLCR1),	0 X X X X X X B PLL stop
	HALT	; Shiff to STOP mode
	(Emon) DI L 1100 m	node $(f_{PLL}) \rightarrow$ Set the STOP mode \rightarrow Halt (High-frequency
	(Error) PLL use m oscillator st	
	0501112101 50	ob,
	LD (SYSCR2),	0 X 0 1 X - B ; Set the STOP mode
		(This command and supports hefers use of DLL)
		(This command can execute before use of PLL)
	HALT	; Shift to STOP mode
	HALT	

3.3.5 Noise Reduction Circuits

Noise reduction circuits are built-in, allowing implementation of the following features.

- (1) Reduced drivability for high-frequency oscillator
- (2) Single drive for high-frequency oscillator
- (3) SFR protection of register contents

These functions need a setup by EMCCR0, EMCCR1, and EMCCR2 register. (1) to (3) is explained below.

(1) Reduced drivability for high-frequency oscillator

(Purpose)

Reduces noise and power for oscillator when a resonator is used.



(Setting method)

The drive ability of the oscillator is reduced by writing "0" to EMCCR0 <DRVOSCH> register. By reset, <DRVOSCH> is initialized to "1" and the oscillator starts oscillation by normal drivability when the power-supply is on.

Note: This function (EMCCR0 <DRVOSCH> = "0") is available to use in case of fosch= 6 to 10 MHz condition. (2) Single drive for high-frequency oscillator

(Purpose)

Not need twin drive and protect mistake operation by inputted noise to X2 pin when the external oscillator is used.



(Setting method)

The oscillator is disabled and starts operation as buffer by writing "1" to EMCCR0 <EXTIN> register. X2 pin is always outputted "1".

By reset, <EXTIN> is initialized to "0".

(3) Runaway provision with SFR protection register

(Purpose)

Provision in runaway of program by noise mixing.

Write operation to specified SFR is prohibited so that provision program in runaway prevents that it is in the state which is fetch impossibility by stopping of clock, memory control register (memory controller) is changed.

And error handling in runaway becomes easy by INTPO interruption.

Specified SFR list

1. Memory controller

B0CSL/H, B1CSL/H, B2CSL/H, B3CSL/H, B4CSL/H, B5CSL/H, BEXCSL/H MSAR0, MSAR1, MSAR2, MSAR3, MSAR4, MSAR5 MAMR0, MAMR1, MAMR2, MAMR3, MAMR4, MAMR5, PMEMCR

2. Clock gear SYSCR0, SYSCR1, SYSCR2, EMCCR0

3. PLL

PLLCR0, PLLCR1

(Operation explanation)

Execute and release of protection (write operation to specified SFR) becomes possible by setting up a double key to EMCCR1 and EMCCR2 register.

(Double key)

1st KEY: Succession writes in 5AH at EMCCR1 and A5H at EMCCR2 2nd KEY: Succession writes in A5H at EMCCR1 and 5AH at EMCCR2

A state of protection can be confirmed by reading EMCCR0 <PROTECT>.

By reset, protection becomes OFF.

And INTPO interruption occurs when write operation to specified SFR was executed with protection on state.

3.3.6 Stand-by Controller

(1) HALT modes and port drive register

When the HALT instruction is executed, the operating mode switches to IDLE2, IDLE1 or STOP mode, depending on the contents of the SYSCR2 <HALTM1:0> register.

The subsequent actions performed in each mode are as follows:

1. IDLE2: Only the CPU halts.

The internal I/O is available to select operation during IDLE2 mode by setting the following register.

Table 3.3.1 shows the registers of setting operation during IDLE2 mode.

Internal I/O	SFR
TMRA01	TA01RUN <i2ta01></i2ta01>
TMRA23	TA23RUN <i2ta23></i2ta23>
TMRA45	TA45RUN <i2ta45></i2ta45>
TMRA67	TA67RUN<12TA67>
TMRB0	TBORUN <i2tb0></i2tb0>
TMRB1	TB1RUN <i2tb1></i2tb1>
TMRB2	TB2RUN <i2tb2></i2tb2>
TMRB3	TB3RUN <i2tb3></i2tb3>
TMRB4	TB4RUN <i2tb4></i2tb4>
TMRB5	TB5RUN <i2tb5></i2tb5>
SIO0	SC0MOD1 <i2s0></i2s0>
SIO1	SC1MOD1 <i2s1></i2s1>
SIO2	SC2MOD1 <i2s2></i2s2>
SIO3	SC3MOD1 <i2s3></i2s3>
SBIO	SBI0BR0<12SBI0>
SBI1	SBI1BR0 <i2sbi1></i2sbi1>
AD Converter	ADMOD1 <i2ad></i2ad>
WDT	WDMOD <i2wdt></i2wdt>

Table 3.3.1 SFR Setting Operation during IDLE2 Mode

2. IDLE1: Only the oscillator and the Special timer for clock operate.

3. STOP: All internal circuits stop operating.

The operation of each of the different HALT modes is described in Table 3.3.2

	Tabl	e 5.5.2 I/O Operation during HP				
HALT Mode		IDLE2	IDLE1	STOP		
SYSCR2 <haltm1:0></haltm1:0>		11	10	01		
	CPU		Stop			
	I/O ports	The state at the time of "HALT" instruction execution is held.	Table 3.3.8 references			
	TMRA, TMRB		(7/4)			
	SIO, SBI	Available to select	Stop			
Block	AD converter	operation block				
	WDT					
	SDRAMC,					
	Interrupt controller,	Operate		\bigcirc		
	HSIO,			$\langle \rangle$) h		
	PG (Note)					
			7. V	/ //		

- Note 1: When operating PG in the IDLE2 mode, it is necessary to set operation at the time of the IDLE2 mode of the block (TMRA or TMRB) chosen as a trigger as permission.
- Note 2: It is necessary to set up the state in each HALT mode of a D/A converter in DAC0CNT0/DAC1CNT0 register before HALT instruction execution.

(2) How to release the HALT mode

These halt states can be released by resetting or requesting an interrupt. The halt release sources are determined by the combination between the states of interrupt mask register <IFF2:0> and the HALT modes. The details for releasing the halt status are shown in Table 3.3.3.

• Released by requesting an interrupt

The operating released from the HALT mode depends on the interrupt enabled status. When the interrupt request level set before executing the "HALT" instruction exceeds the value of interrupt mask register, the interrupt due to the source is processed after releasing the HALT mode, and CPU status executing an instruction that follows the "HALT" instruction. When the interrupt request level set before executing the "HALT" instruction is less than the value of the interrupt mask register, releasing the HALT mode is not executed. (in non-maskable interrupts, interrupt processing is processed after releasing the HALT mode regardless of the value of the mask register.) However only for INTO to INT7 interrupts, even if the interrupt request level set before executing the halt instruction is less than the value of the interrupt mask register, releasing the HALT mode of the interrupt mask register, releasing the HALT mode set before executing the halt instruction is less than the value of the interrupt mask register, releasing the HALT mode set before executing the halt instruction is less than the value of the interrupt mask register, releasing the HALT mode is executed. In this case, interrupt processing is not performed, and CPU starts executing the instruction next to the halt instruction, but the interrupt request flag is held at "1".

• Releasing by resetting

Releasing all halt status is executed by resetting.

When the STOP mode is released by RESET, it is necessry enough resetting time (see Table 3.3.4 Example of a setting of Warm up time of oscillator) to set the operation of the oscillator to be stable.

When releasing the HALT mode by resetting, the internal RAM data keeps the state before the "HALT" instruction is executed. However the other settings contents are initialized. (Releasing due to interrupts keeps the state before the "HALT" instruction is executed.)

	Status of Received Interrupt		Inte	errupt Enat	oled	Interrupt Disabled		
			(Interrupt le	evel) ≥ (Inte	rrupt mask)	(Interrupt level) < (Interrupt mask)		
		HALT Mode	IDLE2	IDLE1	STOP	IDLE2	IDLE1	STOP
		NMI	•	•	*1	-((_
		INTWDT	•	×	×	-(\mathcal{D}	-
		INT0 to 3 (Note 1)	•	•	★*1	$(\bigcirc \land$	0	0 ^{*1}
e		INT4 to 7 (PORT) (Note 1) (Note 3)	•	•	★1	$\langle 0 \rangle$	0	0 ^{*1}
Source of Halt State Clearance		INT4 to 7 (TMRB0 to 1) (Note 3)	•	×	×	×	×	×
Clear		INT8 to B (PORT) (Note 1) (Note 3)	•	×	×)X	×	×
ate C	nterrupt	INT8 to B (TMRB2 to 3) (Note 3)	•	×	×	×	×	×
t Sta	Inter	INTTA0 to 7	•	×	$A(\times)$	×	×	×
: Hal		INTTB00 to 51, INTTBOX	•	×	×	×	X	×
ie of		INTRX0 to 3, INTTX0 to 3	•	×((/	×	×		×
ourc		INTAD	•	×)×	×~	J*/) ×
S		INTSBI0 to 1	•		×	×	X	×
		INTHSC0 to 1	• (X	×	×	×	×
		KI (Key On WakeUp) (Note 2)	0	$\langle \rangle$	0 ^{*1}		0	0 ^{*1}
	RESET			\searrow	Initiali	zeLSI		

Table 2.2.2	Course of Light State Clearance and Light Clearance Operation
	Source of Halt State Clearance and Halt Clearance Operation

- +: After clearing the HALT mode, CPU starts interrupt processing.
- •: After clearing the HALT mode, CPU resumes executing starting from instruction following the Halt instruction.
- ×: It can not be used to release the HALT mode.
- -: The priority level (interrupt request level) of non-maskable interrupts is fixed to "7", the highest priority level. There is not this combination type.
- *1: Releasing the HALT mode is executed after passing the warm-up time.
 - Note 1: When the HALT mode is cleared by an INT0 to B interrupt of the level mode in the interrupt enabled status, hold level "H" until starting interrupt processing. If level "L" is set before holding level "L", interrupt processing is correctly started.

Note 2: Although a KI can cancel all HALT mode states, the function as interruption does not have it.

Note 3: The operation of the HALT release of INT4 to INTB becomes operation of (PORT) when setting it to the INTn input by the port setting. It becomes operation of (TMRB) when setting it to 16 bit timer input.

Note 4: Set the INTSEL register when you use interrupt to which the interrupt factor is used combinedly. Details wish the reference to "Interrupt control of 3.3.4 interrupt controllers (3)".

Example.	An INT0 inte		lt state when the device is in IDLE1 mode.	
Address 10003H 10006H 10009H 1000CH 1000EH 1000EH	LD (IIMC LD (INTE EI 5	1), 00H ; 2), 00H ; 501), 06H ; CR2), 28H ;	Selects INT0 interrupt rising edge. Selects INT0 interrupt edge Sets INT0 interrupt level to 6. Sets interrupt level to 5 for CPU. Sets HALT mode to IDLE1 mode. Halts CPU.	
INT0			► INT0 interrupt routine	
10012H	LD XX, X	x	RETI	

(3) Operation

1. IDLE2 mode

In IDLE2 mode only specific internal I/O operations, as designated by the IDLE2 setting register, can take place. Instruction execution by the CPU stops.

Figure 3.3.6 illustrates an example of the timing for clearance of the IDLE2 mode halt state by an interrupt.



Figure 3.3.6 Timing Chart for IDLE2 Mode Halt State Cleared by Interrupt

2. IDLE1 mode

In IDLE1 mode, only the internal oscillator and Special timer for Clock continue to operate. The system clock stops.

In the halt state, the interrupt request is sampled asynchronously with the system clock; however, clearance of the halt state (e.g., restart of operation) is synchronous with it.

Figure 3.3.7 illustrates the timing for clearance of the IDLE1 mode halt state by an interrupt.



Figure 3.3.7 Timing Chart for IDLE1 Mode Halt State Cleared by Interrupt

3. STOP mode

When STOP mode is selected, all internal circuits stop, including the internal oscillator.

After STOP mode has been cleared system clock output starts when the warm-up time has elapsed, in order to allow oscillation to stabilize.

The example of a setting of the Warm-up time at the time of STOP mode release is shown in Table 3.3.4.

Figure 3.3.8 illustrates the timing for clearance of the STOP mode halt state by an interrupt.



Figure 3.3.8 Timing Chart for STOP Mode Halt State Cleared by Interrupt

Table 3.3.4 Example of a setting of Warm-up time of oscillator (at the time of STOP mode release)



3.4 Interrupt

Interrupts of TLCS-900/H1 are controlled by the CPU interrupt mask flip-flop (IFF2:0) and by the built-in interrupt controller. \sim

The TMP92CM27 has a total of 71 interrupts divided into the following types:

- Interrupts generated by CPU: 9 sources (Software interrupts: 8 sources, illegal instruction interrupt: 1 source)
- External interrupts (NMI and INTO to INTB): 13 sources
- Internal I/O interrupts: 41 sources
- Micro DMA transfer end interrupts: 8 sources

A individual interrupt vector number (Fixed) is assigned to each interrupt.

One of six priority level (Variable) can be assigned to each maskable interrupt.

The priority level of non-maskable interrupts are fixed at "7" as the highest level.

When an interrupt is generated, the interrupt controller sends the priority of that interrupt to the CPU. If multiple interrupts are generated simultaneously, the interrupt controller sends the interrupt with the highest priority to the CPU. (The highest priority is level 7 using for non-maskable interrupts.)

The CPU compares the priority level of the interrupt with the value of the CPU interrupts mask register <IFF2:0>. If the priority level of the interrupt is higher than the value of the interrupt mask register, the CPU accepts the interrupt.

The interrupt mask register <IFF2:0> value can be updated using the value of the EI instruction (EI num sets <IFF2:0> data to num).

For example, specifying "EI3" enables the maskable interrupts which priority level set in the interrupt controller is 3 or higher, and also non-maskable interrupts.

Operationally, the DI instruction ($\langle IFF2:0 \rangle = 7$) is identical to the EI7 instruction. DI instruction is used to disable maskable interrupts because of the priority level of maskable interrupts is 0 to 6. The EI instruction is valid immediately after execution.

In addition to the above general-purpose interrupt processing mode, TLCS-900/H1 has a micro DMA interrupt processing mode as well. The CPU can transfer the data (1/2/4 bytes) automatically in micro DMA mode, therefore this mode is used for speed-up interrupt processing, such as transferring data to the internal or external peripheral I/O. Moreover, TMP92CM27 has software start function for micro DMA processing request by the software not by the hardware interrupt.

Figure 3.4.1 shows the overall interrupt processing flow.





3.4.1 General-purpose Interrupt Processing

When the CPU accepts an interrupt, it usually performs the following sequence of operations. However, when a software interrupt and illegal instruction interrupt are generated by CPU, CPU flies (1) and (3) and performs only the process of (2), (4), and (5).

(1) The CPU reads the interrupt vector from the interrupt controller.

If the same level interrupts occur simultaneously, the interrupt controller generates an interrupt vector in accordance with the default priority and clears the interrupt request.

(The default priority is already fixed for each interrupt: The smaller vector value has the higher priority level.)

- (2) The CPU pushes the value of program counter (PC) and status register (SR) onto the stack area (indicated by XSP).
- (3) The CPU sets the value which is the priority level of the accepted interrupt plus 1 (+1) to the interrupt mask register <IFF2:0>. However, if the priority level of the accepted interrupt is "7", the register's value is set to "7".
- (4) The CPU increases the interrupt nesting counter INTNEST by 1 (+1).
- (5) The CPU jumps to the address indicated by the data at address "FFFF00H + Interrupt vector" and starts the interrupt processing routine.

When the CPU completed the interrupt processing, use the "RETI" instruction to return to the main routine. "RETI" restores the contents of program counter (PC) and status register (SR) from the stack and decreases the interrupt nesting counter INTNEST by 1(-1).

Non-maskable interrupts cannot be disabled by a user program. However maskable interrupts can be enabled or disabled by a user program. A program can set the priority level for each interrupt source. (A priority level setting of 0 or 7 will disable an interrupt request.)

If an interrupt request which has a priority level equal to or greater than the value of the CPU interrupt mask register <IFF2:0> comes out, the CPU accepts its interrupt. Then, the CPU interrupt mask register <IFF2:0> is set to the value of the priority level for the accepted interrupt plus 1(+1). Therefore, if an interrupt is generated with a higher level than the current interrupt during it's processing, the CPU accepts the later interrupt and goes to the nesting status of interrupt processing.

Moreover, if the CPU receives another interrupt request while performing the said (1) to (5) processing steps of the current interrupt, the latest interrupt request is sampled immediately after execution of the first instruction of the current interrupt processing routine. Specifying "DI" as the start instruction disables maskable interrupt nesting.

A reset initializes the interrupt mask register <IFF2:0> to "7", disabling all maskable interrupts.

Table 3.4.1 shows the TMP92CM27 interrupt vectors and micro DMA start vectors. The address FFFF00H to FFFFFH (256 bytes) is assigned for the interrupt vector area.

Default Priority	Туре	Interrupt Source	Vector Value	Address Refer to Vector	Micro DMA Start Vector
1		Reset or "SWI0" instruction	0000H	∠FEFF00H	
2	-	"SWI1" instruction	0004H	FFEF04H	
3	-	"Illegal instruction" or "SWI2" instruction	0004H	FFF08H	
4	-	"SWI3" instruction	000CH	FFFFOCH	
5	Non-	"SWI4" instruction	0010H	FFFF10H	
6	maskable	"SWI5" instruction	0014H	FFFF14H	
7		"SWI6" instruction	0014H	FFFF18H	
8	-	"SWI7" instruction	001CH	FFFF1CH	
9	-	NMI: External interrupt input pin	0020H	FFFF20H	
10	-	INTWD: Watchdog Timer	0020H	FFFF24H	
-		Micro DMA (Note 1)	002411	11112411	
11	-	INTO: External interrupt input pin	0028H	FFF28H	- 0AH (Note 1)
12	-	INT1: External interrupt input pin	002011 002CH	FFFF2CH	0BH (Note 1)
12			002CH	FFFF30H	
	-	INT2: External interrupt input pin	//		OCH (Note 1)
14	-	INT3: External interrupt input pin	0034H	FFFF34H	ODH (Note 1)
15	-	INT4: External interrupt input pin	0038H	FFFF38H	0EH (Note 1)
16	-	INT5: External interrupt input pin	003CH	FFFF3CH	0FH (Note 1)
17	-	INT6: External interrupt input pin	0040H	FFFF40H	10H (Note 1)
18	-	INT7: External interrupt input pin	0044H	FFFF44H	11H (Note 1)
19	-	INTTA0: 8-bit timer 0	0048H	FFFF48H	12H
20	-	INTTA1: 8-bit timer 1	004CH	FFFF4CH	13H
21	-	INTTA2: 8-bit timer 2	0050H	FFFF50H	14H
22	-	INTTA3: 8-bit timer 3	0054H	FFFF54H	15H
23	-	INTTA4: 8-bit timer 4	0058H	FFFF58H	16H
24		INTTA5: 8-bit timer 5 INT8: External interrupt input pin	005CH	FFFF5CH	17H (Note 1) (Note 2)
25		INTTA6: 8-bit timer 6	0060H	FFFF60H	18H
26		INTTA7: 8-bit timer 7	0064H	FFFF64H	19H (Note 1)
20		INT9: External interrupt input pin	00040	гггго4п	(Note 2)
27		INTRX0: Serial 0 (SIO0) receive	0068H	FFFF68H	1AH (Note 1)
28		INTTX0: Serial 0 (SIO0) transmission	006CH	FFFF6CH	1BH
29	<	INTRX1: Serial 1 (SIO1) receive	0070H	FFFF70H	1CH (Note 1)
30		INTTX1: Serial 1 (SIO1) transmission	0074H	FFFF74H	1DH
31		INTRX2: Serial 2 (SIO2) receive	0078H	FFFF78H	1EH (Note 1)
32		INTTX2: Serial 2 (SIO2) transmission	007CH	FFFF7CH	1FH
33		INTRX3: Serial 3 (SIO3) receive	0080H	FFFF80H	20H (Note 1)
34		INTTX3: Serial 3 (SIO3) transmission	0084H	FFFF84H	21H
35		INTSBI0: SBI0 I2CBUS transfer end	0088H	FFFF88H	22H
36		INTSBI1: SBI1 I2CBUS transfer end	008CH	FFFF8CH	23H
37		INTA: External interrupt input pin	0090H	FFFF90H	24H
38	$ \rightarrow $	INTHSC0: High speed serial (HSC0)	0094H	FFFF94H	25H
39		INTB: External interrupt input pin	0098H	FFFF98H	26H
40		INTHSC1: High speed serial (HSC1)	009CH	FFFF9CH	27H
41	\sim	INTTB00: 16-bit timer 0	00A0H	FFFFA0H	28H
42	1	INTTB01: 16-bit timer 0	00A4H	FFFFA4H	29H
43	1	INTTB10: 16-bit timer 1	00A8H	FFFFA8H	2AH
44	1	INTTB11: 16-bit timer 1	00ACH	FFFFACH	2BH
45	1	INTTB20: 16-bit timer 2	00B0H	FFFFB0H	2CH
	1				

Table 3.4.1 TMP92CM27 Inerrupt Vectors and Micro DMA Start Vectors

47		INTTB30: 16-bit timer 3 INTTB31: 16-bit timer 3	00B8H	FFFFB8H	2EH (Note 2)
10		INTTB40: 16-bit timer 4		FFFFF	
48		INTTB41: 16-bit timer 4	00BCH	FFFFBCH	2FH (Note 2)
49		INTTB50: 16-bit timer 5	00C0H	FEFECOH	30H (Note 2)
-10		INTTB51: 16-bit timer 5	000011		
		INTTBOX: 16-bit timer (Overflow)			
		Interruption occurs in one overflow interruption of			
		the followings.	(
		INTTBOF0: 16-bit timer 0 (Overflow)	\sim (\langle / \rangle	
50		INTTBOF1: 16-bit timer 1 (Overflow)	00C4H	FFFFC4H	31H (Note 3)
		INTTBOF2: 16-bit timer 2 (Overflow)			
		INTTBOF3: 16-bit timer 3 (Overflow)			
		INTTBOF4: 16-bit timer 4 (Overflow)			
	Maskable	INTTBOF5: 16-bit timer 5 (Overflow)	(\land)	(\sim
51		INTAD: AD conversion end	00C8H	FFFFC8H	32H
52		INTP0: Protect 0 (Write to special SFR)	00CCH	FFFFCCH	33H
53		INTTC0: Micro DMA end (Channel 0)	OODOH	FFFFDOH	34H
54		INTTC1: Micro DMA end (Channel 1)	00D4H	FFEFD4H	35H
55		INTTC2: Micro DMA end (Channel 2)	00D8H	FFFFD8H	-36H
56		INTTC3: Micro DMA end (Channel 3)	00DCH	FFFEDCH	37H
57		INTTC4: Micro DMA end (Channel 4)	00E0H	FFFFE0H	38H
58		INTTC5: Micro DMA end (Channel 5)	00E4H	FEFFE4H	39H
59		INTTC6: Micro DMA end (Channel 6)	00E8H	FFFFE8H	3AH
60		INTTC7: Micro DMA end (Channel 7)	-00ECH <	FFFECH	3BH
-		$\langle \langle \rangle \rangle$	00F0H	FFFFF0H	-
to		(Reserved)	:))	:	to
-			00FCH	FFFFFCH	-

Note 1: When standing-up micro DMA, set at edge detect mode.

- Note 2: The default priorities 24, 26, 47 to 49 are making the interruption factor serve a double purpose. It is necessary to choose the interruption factor used in an interruption factor selection register. Therefore, interruption cannot be used simultaneously.
- Note 3: The default priority 50 is making the interruption factor serve a double purpose. The interruption factor assigned to this default priority 50 can be used simultaneously. Of which interruption factor interruption occurred should interrupt, and please check it in a generating flag register.
- Note 4: Micro DMA stands up prior to other maskable interrupt.



3.4.2 Micro DMA

In addition to general purpose interrupt processing, the TMP92CM27 also includes a micro DMA function. Micro DMA processing for interrupt requests set by micro DMA is performed at the highest priority level for maskable interrupts (level 6), regardless of the priority level of the interrupt source.

Because the micro DMA function has been implemented with the cooperative operation of CPU, when CPU is a stand-by state by HALT instruction, the requirement of micro DMA will be ignored (pending).

Micro DMA is supported 8 channels and can be transferred continuously by specifying the micro DMA burst function in the following.

(1) Micro DMA operation

When an interrupt request specified by the micro DMA start vector register is generated, the micro DMA triggers a micro DMA request to the CPU at interrupt priority highest level and starts processing the request in spite of any interrupt source's level. The micro DMA is ignored on $\langle IFF2:0 \rangle =$ "7". The 8 micro DMA channels allow micro DMA processing to be set for up to 8 types of interrupts at any one time.

When micro DMA is accepted, the interrupt request flip-flop assigned to that channel is cleared. The data are automatically transferred once (1/2/4 bytes) from the transfer source address to the transfer destination address set in the control register, and the transfer counter is decreased by 1/(-1).

If the decreased result is "0",

- CPU send micro DMA transfer end interrupt (INTTCn) to interrupt controller
- Interrupt controller is generated micro DMA transfer end interrupt
- Micro DMA start vector register is cleared to "0", the next micro DMA operation is disabled
- Micro DMA processing terminates

If the decreased result is not "0", the micro DMA processing completes if it isn't specified the say later burst mode. In this case, the micro DMA transfer end interrupt (INTTCn) aren't generated.

If an interrupt request is triggered for the interrupt source in use during the interval between the time at which the micro DMA start vector is cleared and the next setting, general-purpose interrupt processing is performed at the interrupt level set. Therefore, if the interrupt is only being used to initiate micro DMA (and not as a general-purpose interrupt), the interrupt level should first be set to "0" (e.g., interrupt requests should be disabled).

The priority of the micro DMA transfer end interrupt is defined by the interrupt level and the default priority as the same as the other maskable interrupt. If a micro DMA request is set for more than one channel at the same time, the priority is not based on the interrupt priority level but on the channel number. The smaller channel number has the higher priority (Channel 0 (High) > Channel 7 (Low)).

While the register for setting the transfer source/transfer destination addresses is a 32-bit control register, this register can only effectively output 24-bit addresses. Accordingly, micro DMA can access 16 Mbytes.

Three micro DMA transfer modes are supported: one-byte transfers, 2-byte transfer and 4-byte transfer. After a transfer in any mode, the transfer source and transfer destination

addresses will either be incremented or decremented, or will remain unchanged. This simplifies the transfer of data from memory to memory, from I/O to memory, from memory to I/O, and from I/O to I/O. For details of the various transfer modes, refer Section 3.4.2 (4) "Detailed description of the transfer mode register".

Since a transfer counter is a 16-bit counter, up to 65536 micro DMA processing operations can be performed per interrupt source (Provided that the transfer counter for the source is initially set to 0000H).

Micro DMA processing can be initiated by any one of 51 different interrupts – the 50 interrupts shown in the micro DMA start vectors in Table 3.4.1 and a micro DMA soft start.

Figure 3.4.2 shows micro DMA cycle in transfer destination address INC mode (Micro DMA transfers are the same in every mode except counter mode). (The conditions for this cycle are as follows: Both source and destination memory are internal RAM and multiples by 4 numbered source and destination addresses.)



(Note)Actually, src and dst address are not output to A23 to AC pins because they are address of internal RAM.

Figure 3.4.2 Timing for Micro DMA Cycle

State (1),(2): Instruction fetch cycle (Prefetches the next instruction code)

- State (3) : Micro DMA read cycle
- State (4) : Micro DMA write cycle
- State (5) : (The same as in state (1), (2))

(2) Soft start function

In addition to starting the micro DMA function by interrupts, TMP92CM27 includes a micro DMA software start function that starts micro DMA on the generation of the write cycle to the DMAR register.

Writing "1" to each bit of DMAR register causes micro DMA once. At the end of transfer, the corresponding bit of the DMAR register is automatically cleared to "0".

Only one channel can be set once for micro DMA.

When programming again "1" to the DMAR register, check whether the bit is "0" before programming "1".

When a burst is specified by DMAB register, data is continuously transferred until the value in the micro DMA transfer counter is "0" after start up of the micro DMA.

									$\langle \cap \rangle$	
Symbol	Name	Address	7	6	5	4	3	2	$\sqrt{1}$	> 0
	DMA	109H	DREQ7	DREQ6	DREQ5	DREQ4	DREQ3	DREQ2	DREQ1	DREQ0
DMAR	request	(Prohibit				((//R	.w			
	request	RMW)	0	0	0	0	0	\sum_{n}	2/0)	0
						\sim			- / //	

(3) Transfer control registers

The transfer source address and the transfer destination address are set in the following registers. Data setting for these registers is done by an "LDC cr, r" instruction.



(4) Detailed description of the transfer mode register

0,0,0	Mode DMAM0 ~ 7	
DMAMn[4:0]	Operation	Execution Time
0 0 0 z z	Destination address INC mode $(DMADn +) \leftarrow (DMASn)$ $DMACn \leftarrow DMACn - 1$ If DMACn = 0 then INTTCn	5 states
0 0 1 z z	Destination address DEC mode (DMADn -) ← (DMASn) DMACn ← DMACn - 1 If DMACn = 0 then INTTCn	5 states
0 1 0 z z	Source address INC mode (DMADn) \leftarrow (DMASn +) DMACn \leftarrow DMACn - 1 If DMACn = 0 then INTTCn	5 states
0 1 1 z z	Source address DEC mode (DMADn) \leftarrow (DMASn -) DMACn \leftarrow DMACn - 1 If DMACn = 0 then INTTCn	5 states
1 0 0 z z	Source address and Destination address INC mode (DMADn +) \leftarrow (DMASn +) DMACn \leftarrow DMACn - 1 If DMACn = 0 then INTTCn	6 states
1 0 1 z z	Source address and Destination address DEC mode (DMADn -) ← (DMASn -) DMACn ← DMACn – 1 If DMACn = 0 then INTTCn	6 states
110zz	Source address and Destination address Fixed mode (DMADn) ← (DMASn) DMACn ← DMACn - 1 If DMACn = 0 then INTTCn	5 states
11100	Counter mode DMASn ← DMASn + 1 DMACn ← DMACn - 1 If DMACn = 0 then INTTCn	5 states

ZZ: 00 = 1-byte transfer 01 = 2-byte transfer 10 = 4-byte transfer

11 = (Reserved)

Note1: N stands for the micro DMA channel number (0 to 7)

DMADn+/DMASn+: Post-increment (register value is incremented after transfer) DMADn-/DMASn-: Post-decrement (register value is decremented after transfer) "I/O" signifies fixed memory addresses; "memory" signifies incremented or decremented memory addresses.

Note2: The transfer mode register should not be set to any value other than those listed above.

Note3: The execution state number shows number of best case (1-state memory access).

3.4.3 Interrupt Controller Operation

The block diagram in Figure 3.4.3 shows the interrupt circuits. The left-hand side of the diagram shows the interrupt controller circuit. The right-hand side shows the CPU interrupt request signal circuit and the halt release circuit.

For each of the 62 interrupts channels there is an interrupt request flag (Consisting of a flip-flop), an interrupt priority setting register and a micro DMA start vector register. The interrupt request flag latches interrupt requests from the peripherals.

The flag is cleared to zero in the following cases:

- When reset occurs
- When the CPU reads the channel vector after accepted its interrupt
- When executing an instruction that clears the interrupt (Write DMA start vector to INTCLR register)
- When the CPU receives a micro DMA request
- When the micro DMA burst transfer is terminated

An interrupt priority can be set independently for each interrupt source by writing the priority to the interrupt priority setting register (e.g., INTEPAD or INTB01). 6 interrupt priorities levels (1 to 6) are provided. Setting an interrupt source's priority level to 0 (or 7) disables interrupt requests from that source. If interrupt request with the same level are generated at the same time, the default priority (The interrupt with the lowest priority or, in other words, the interrupt with the lowest vector value) is used to determine which interrupt request is accepted first.

The 3rd and 7th bits of the interrupt priority setting register indicate the state of the interrupt request flag and thus whether an interrupt request for a given channel has occurred.

The interrupt controller sends the interrupt request with the highest priority among the simultaneous interrupts and its vector address to the CPU. The CPU compares the priority value <IFF2:0> in the status register by the interrupt request signal with the priority value set: if the latter is higher, the interrupt is accepted. Then the CPU sets a value higher than the priority value by 1 (+1) in the CPU SR<IFF2:0>. Interrupt request where the priority value equals or is higher than the set value are accepted simultaneously during the previous interrupt routine.

When interrupt processing is completed (after execution of the RETI instruction), the CPU restores the priority value saved in the stack before the interrupt was generated to the CPU SR<IFF2:0>.

The interrupt controller also has registers (8 channels) used to store the micro DMA start vector. Writing the start vector of the interrupt source for the micro DMA processing (See Table 3.4.1), enables the corresponding interrupt to be processed by micro DMA processing. The values must be set in the micro DMA parameter register (e.g., DMAS and DMAD) prior to the micro DMA processing.







Micro DMA request

Micro DMA channel

(1) Interrupt priority setting registers

Symbol	NAME	Address	7	6	5	4		3	2	1	0
					INT1				IN	ТО	
	INT0 & INT1	DOLL	I1C	I1M	2 I1M	1 I1M	10	10C	10M2	10M1	10M0
INTE01	Enable	D0H	R		R/V	V		R		R/W	
			0)		
					INT3			(IN	T2	
INTE23	INT2 & INT3	D1H	I3C	I3M	2 I3M	1 I3M	10	I2C	12M2	I2M1	I2M0
INTE23	Enable		R		R/V	V		R		R/W	
					0	/	\sim	((// •	\bigcirc ()	
					INT5				/ IN	T4	
INTE45	INT4 & INT5	D2H	I5C	15M	2 I5M	1 I5M	10		I4M2	I4M1	I4M0
	Enable	DZIT	R		R/V	V	$\left(\right)$	R		R/W	
					0	6		\subseteq	(
					INT7	(\backslash	>	ÍN		I
INTE67	INT6 & INT7 D3H	I7C	I7M			10	16C	16M2	16M1	16M0	
	Enable	Don	R		R/V	$\sqrt{2}$	\searrow	R	5	R/W	
					0	$(\vee /))$		\bigcirc			
	INTTA0 &				TA1(Timer			5	INTTA0		1
INTETA01	INTTA1	D4H	ITA1C	ITA1			M0	ITA0C	ITA0M2		ITA0M0
Enable			R		RN	V		R	<u>a</u> ř	R/W	
					0	~)) (
	INTTA2 &		17400		TA3(Timer				INTTA2		1740140
INTETA23	INTTA3	D5H	ITA3C	ITA3I			MO	ITA2C	ITA2M2	ITA2M1	ITA2M0
	Enable		R	()		V / _		R		R/W	
				DITOU	-				(-	
	INTTA4 &		ITA5C	IN 18/1	NTTA5(Tin M2 ITA5		N/0	ITA4C			
INTE8TA45	INT8/INTTA5	D6H	R		R/V			R R	ITA4M2	ITA4M1 R/W	ITA4M0
	Enable	(0	v	~	κ	(
		((\rightarrow	ΙΝΙΤΩ/Ι	0 NTTA7(Tin	nor7)			INTTA6	-	
	INTTA6 &		ITA7C	ITA7			MO	ITA6C	ITA6M2	ITA6M1	ITA6M0
INTE9TA67	INT9/INTTA7	D7H	R		RA		WIO	R	TITAOINIZ	R/W	
	Enable		<u> </u>			\sim			()	
					$\langle \rangle \rangle$						
			•	\rightarrow	\searrow						
					<u></u> → +						
	$\land \land$	\sim		xM2	IxxM1	lxxM0		E	unction (V	Vrito)	
				\sim					errupt rec	-	
						errupt rec pt priority					
	()	<	15	0 0	0	1 0			pt priority		
	())♥	G		0	1	1			pt priority		
	tate of an	> ((\mathcal{N}	1	0	0			pt priority		
Interru	upt request flag	\mathcal{A}	<u>)</u>	1	Ő	1					
			1 0 1 Sets interrupt priority level to 5 1 1 0 Sets interrupt priority level to 6								
				1	1	0	Se	ets interru	pt priority	level to 6	ò.

Symbol	NAME	address	7	6	5	4		3	2	1	0										
,			İ	-	NTTX0			-		RX0											
INITEOO	INTRX0 &	DOLL	ITX0C		2 ITX0M	1 ITX0	0M0	IRX0C		IRX0M1	IRX0M0										
INTES0	INTTX0	D8H	R		R/W			R		R/W	1										
	Enable				0			\langle)											
				II	NTTX1			INTRX1													
	INTRX1 &	DOLL	ITX1C	ITX1M2	2 ITX1M	1 ITX1	M0	IRX1C	IRX1M2	IRX1M1	IRX1M0										
INTES1	INTTX1 Enable	D9H	R		R/W	•		R	\bigcirc	R/W											
	Enable			•	0			$\left(\Omega \right)$	\wedge)											
				II	NTTX2	4	$\langle \rangle$)) int	RX2											
INTES2	INTRX2 & INTTX2	DAH	ITX2C	ITX2M2	2 ITX2M	1 ITX2	2M0	IRX2C	IRX2M2	IRX2M1	IRX2M0										
INTES2	Enable	DAN	R		R/W			R		R/W											
	LINDIE				0				()											
				1I	NTTX3	.(($\overline{)}$		IŅŢ	RX3											
INTES3	INTRX3 & INTTX3	DBH	ITX3C	ITX3M2	2 ITX3M	1 (TX3	3M0	NRX3C	IRX3M2	IRX3M1	IRX3M0										
INTESS	Enable	υвп	R		R/W		$\overline{\ }$	R	\mathcal{A}	R/W											
					0 ()	$(// \land)$		A	(\bigcirc))											
					-	(\bigcirc)	/	\sim	INT	SBIO											
INTESB0	INTSBI0	INTSBI0 DCH		-	(\land))		ISBIOC	ISBIOM2	ISBI0M1	ISBI0M0										
INTEGDU	Enable	DOIT				\searrow		R	\sim	R/W											
		Note: Write "0"					0														
				\frown				$\left(\right)$	/ INT:	SBI1											
INTESB1	INTSBI1	DDH	-			-	- (ISBI1C	ISBI1M2	ISBI1M1	ISBI1M0										
INTEGDT	Enable			$\langle \rangle$	\sim			$\langle R \rangle$		R/W											
		<	Note	Write "0"	\square			()												
	INTA &		(<u> </u>	THSC0 <	\leq			IN	TA											
INTEAHSC0	INTHSC0	DEH	IHSCOC	IHSCOM2	IHSCOM	1 IHSC	омо	/ IAC	IAM2	IAM1	IAM0										
INTERIOOD	Enable	DEH	DEIT	DEIT	DEN	DLII	DEH	DEH	DEIT	DER	DLII	DEIT	R	\mathcal{D}	R/W		Ň	R		R/W	
			\sim		0 🔿			0													
	INTB &	((())	IN	THSC1				IN	ТВ											
INTEBHSC1	INTHSC1	DFH	IHSC1C	IHSC1M2	2 IHSC1M	1 HSC	1M0	IBC	IBM2	IBM1	IBM0										
	Enable		R		R/W			R R/W													
			2		0	\checkmark		0													
	INTTB00 &				77B01				INT	FB00											
INTETB0	INTTB01	E0H	ITB01C	TB01M	2 ITB01M	1 ITB0	1M0	ITB00C	ITB00M2	ITB00M1	ITB00M0										
	Enable		R		R/W			R		R/W											
		\searrow			_0)											
	$\langle \rangle$			$\langle \rangle$																	
			~	\sim																	
			$ \begin{pmatrix} \\ \end{pmatrix} $																		
\sim	(())	4	$\overline{\sqrt{1}}$	~~~		bo.M.O		-	un attain /	N/mit-)											
					IxxM1	IxxM0			unction (V												
				0	0	0		isables int													
		0	0	1		ets interru															
		0	1	0		ets interru ets interru															
The state of an interrupt request flag				1	0	1 0		ets interru													
				1	0	1		ets interru													
				1	1	0		ets interru													
				1	1	1		isables inf			•										
			<u> </u>	•						1											

Symbol	NAME	address	7	6	5	4	3	2	1	0			
				INT	TB11	•		INT	ГВ10				
INTETB1	INTTB10 & INTTB11	E2H	ITB11C	ITB11M2	ITB11M1	ITB11M0	ITB10C	ITB10M2	ITB10M1	ITB10M0			
INIEIDI	Enable	E2N	R		R/W		R		R/W				
	LIIADIC				0				0				
	INTTB20 &			INT	FB21		INTTB20						
INTETB2	INTTB20 &	E5H	ITB21C	ITB21M2	ITB21M1	ITB21M0	ITB20C	ITB20M2	ITB20M1	ITB20M0			
	Enable	Lon	R		R/W		R		R/W				
					0		(Q)		0				
	INTTB30 &				-	\leq		e /	/INTTB30				
INTETB3	INTTB31	E6H	-	-	-	- /	ІТВЗХС	ITB3XM2	ITB3XM1	ITB3XM0			
	Enable					(R		R/W				
				Note: V	Vrite "0"				0				
	INTTB40 &				-				/INTTB40				
INTETB4	INTTB41	E7H	-	-	-		ITB4XC	ITB4XM2	ITB4XM1	ITB4XM0			
	Enable					\rightarrow	R	4	R/W				
		Note: Write "0"				5		0					
	INTTB50 &					\square			/INTTB50	170 - 24 40			
INTETB5	INTTB51	E8H	-	-	1(-)	<u> </u>	ITB5XC	HB5XM2	UTB5XM1	ITB5XM0			
	Enable			Notor	Vrite "0"	~	R		R/W				
			Note: Write "0"						BOX				
	INTTBOX	-	-	-		_			-	твохс		ITBOXM1	
INTETBOX	(Overflow)	E9H	_		$\overline{}$		R	TIBUAIVIZ	R/W	TIBOXINI			
	Enable		4	Note: V	Vrite "0"	\frown	0						
•	1	1				\leftarrow		·	-	I			
				$\rightarrow \rightarrow$		\frown							
				\mathcal{D}		\rightarrow	/						
		(xxM2 l	xxM1	xxM0		Function	(Write)				
			\mathbf{i}	0	0		Disables i						
		(7/	$\langle \uparrow \rangle$	0	0		Sets inter						
	\checkmark	$\sum \lambda $	ノ	0			Sets interr						
	state of an		- (Sets interr Sets interr						
interr	upt request flag			1	0								
							Sets interrupt priority level to 5. Sets interrupt priority level to 6.						
	\sim								Disables interrupt priority level to 6.				
	$\langle \rangle$			\frown									
	Z /		\sim	\sim									

Note 1: The interruption level setting register of combination interruption should clear an interruption demand flag in an INTCLR register, before changing an INTSEL register. Moreover, re-set an interrupt level as a desired level.

Or merile and			-	0	-	4		<u> </u>	4	0
Symbol	NAME	address	7	6	5	4	3	2	1	0
					TP0				ΓAD	
INTEPAD	INTP0 & INTAD	E4H	IP0C	IP0M2	IP0M1	IP0M0	IADC	IADM2	IADM1	IADM0
	Enable		R		R/W		R		R/W	
					0				0	
				INTTC	1(DMA1)		INTICO(DMA0)			
INTETC01	INTTC0 & INTTC1	F0H	ITC1C	ITC1M2	ITC1M1	ITC1M0	ITC0C	ITC0M2	ITC0M1	ITC0M0
INTEROOT	Enable	1 011	R		R/W		R		R/W	
					0				0	
1			INTTC3(DMA3)						2(DMA2)	
INTETC23	INTTC2 & INTTC3	F1H	ITC3C	ITC3M2	ITC3M1	ITC3M0	ITC2C	ITC2M2	ITC2M1	ITC2M0
INTET 625	Enable	1 11 1	R		R/W		(R)		R/W	
					0				00	
				INTTC	5(DMA5)	20		INTTC4	(DMA4)	
	INTTC4 & INTTC5	F2H	ITC5C	ITC5M2	ITC5M1	ITC5M0	ITC4C	ITC4M2	NTC4M1	ITC4M0
INTETC45	Enable	Г2П	R		R/W	$\overline{\Omega}$	R 🗸	24	R/W	
					0	$(\sqrt{5})$			0 0	
				INTTC	7(DMA7)			ANTTO	(DMA6)	
INTET ONT	INTTC6 & INTTC7	FOLL	ITC7C	ITC7M2	ITC7M1	ПС7М0	ITC6C	ITC6M2	ITC6M1	ITC6M0
INTETC67	Enable	F3H	R		RAW		R ((R/W	
					0	\geq	C))	0	
				1	JMI /		$\overline{\Omega}$	UNT	WD	
	NMI & INTWDT	EFH	INCNM	7(-	ITCWD) -	-	-
INTNMWDT	Enable	EFH	R	\sum	1		R	/		
			0	$\overline{\ }$	<u> </u>	// -	0	-	-	-
					>					
			• ((\rightarrow				
				\bigcirc	•		$\overline{\checkmark}$			
			+		<u> </u>					
			()	lxxM2	IxxM1	lxxM0		Function	ı (Write)	
		6	\sim	0	0	0	Disables	interrupt	request.	
			$\langle \rangle$	0	0	1			ity level to	o 1.
		> $>$ $<$	\mathcal{I}	0		∕_ 0			ity level to	
Th	e state of an			~ 0	(/1)	1			ity level to	
	errupt request flag		7	1	O	0	Sets interrupt priority level to 4.			
1110	shapi request lia	-	_	_1_	0	1			ity level to	
		\searrow			/1	0		• •	ity level to	o 6.
	\frown		1	1	Disables interrupt request.					
	XX N		<u>~</u>	\sim						
	\sim		(7)							
Note 1: It	is not set, even i	f it leads	an interru	ipt reque	est flag at	the same	time it inp	utted NMI		

An interrupt request flag borrows from being set in $X1 \times 4$ cycle.

(2)	External inter	rupt contro								
Symbol	NAME	address	7	6	5	4	3	2	1	0
			/	/	/	/	/	/	/	NMIREE
										R/W
	Interrupt	F6H								0
ІІМСО	Input mode	(Prohibit						$\langle \rangle$		NMI
IIIVICO	Control 0	RMW)						\geq		0:Falling
	Control o	1 ((1117)						(\bigcirc)		1:Falling
									~	and
							G	\sim		Rising
			I7LE	I6LE	I5LE	I4LE	I3LĘ (/	12LE	I1LE	IOLE
	Interrupt	FAH				R/	Ŵ	\mathcal{T}		
IIMC1	Input mode	(Prohibit	0	0	0	0	0	0	0	0
	Control 1	RMW)	INT7	INT6	INT5	INT4	INT3)	INT2	INT1	INT0
		,	0:Edge	0:Edge	0:Edge	0:Edge	0:Edge	0:Edge	0:Edge	0:Edge
			1:Level	1:Level	1:Level	1:Level	1:Level	1:Level	1:Level	1:Level
			I7EDGE	I6EDGE	I5EDGE	14EDGE	13EDGE	12EDGE	NEDGE	I0EDGE
						R	W>	24		
	Interrupt	FBH	0	0	0	$\left(\left(\begin{array}{c} 0 \end{array}\right) \right)$	0 ^	0	Ó	0
IIMC2	Input mode	(Prohibit	INT7	INT6	INT5	INT4	INT3	INT2	INT1)	INT0
	Control 2		0:Rising	0:Rising	0:Rising	0:Rising	0:Rising	0:Rising	0:Rising	0:Rising
			/High	/High	/High	/High	/High	High	/High	/High
			1:Falling	1:Falling	1:Falling	1:Falling	1:Falling	1:Falling	1:Falling	1:Falling
			/Low	/Low	/Low	Low	/Low	/Low	/Low	/Low
					\rightarrow		IBLE >	ALE	I9LE	I8LE
	Interrupt	10EH				()) R/		
IIMC3	Input mode	(Prohibit		20			0	0	0	0
	Control 3	RMW)					INTB	INTA	INT9	INT8
				\square	\searrow		0:Edge	0:Edge	0:Edge	0:Edge
				()	_		1:Level	1:Level	1:Level	1:Level
				\searrow			IBEDGE	IAEDGE	19EDGE	18EDGE
						$ \land $		R/		
	Interrupt	10FH			~		0	0	0	0
IIMC4	Input mode	(Prohibit				$\langle \rangle$	INTB	INTA	INT9	INT8
	Control 4	RMW)	$(7/ \land$			1/	0:Rising	0:Rising	0:Rising	0:Rising
			$\langle \bigcup \rangle$			\sim	/High	/High	/High	/High
		//)		\sim	((// <		1:Falling	1:Falling	1:Falling	1:Falling
L		$\langle \zeta \rangle / \overline{z}$				/	/Low	/Low	/Low	/Low

(2) External interrupt control

Note 1: Disable INTO to INTB before changing INTO to B pins mode from "level" to "edge".



; change from "level" to "edge".

; Clear interrupt request flag.

; Wait EI execution.

X = Don't care; "-" = No change.

Note 2: See electrical characteristics in section 4 for external interrupt input pulse width.

<u> </u>		Function Setting of Exte	ernal Interrupt Pin (1/2)	
Interrupt Pin	Shared pin	Mode	Setting Method	
		Rising edge	<i0le> = 0,<i0edge> = 0</i0edge></i0le>	
		Falling edge	<i0le> = 0, <i0edge> = 1</i0edge></i0le>	
INT0	PF0	J [●] ↓ High level	<i0le> = 1,<i0edge> = 0</i0edge></i0le>	
			<i0le> = 1,<i0edge> = 1</i0edge></i0le>	
		Rising edge	<i1le> = 0,<i1edge> = 0</i1edge></i1le>	
	550	Falling edge	<i1le> = 0,<i1edge> = 1</i1edge></i1le>	
INT1	PF2	_ ●	<i1le> = 1,<i1edge> = 0</i1edge></i1le>	
			<i1le> = 1,<i1edge> = 1</i1edge></i1le>	
		Rising edge	<i2le> = 0,<i2edge> = 0</i2edge></i2le>	
		Falling edge	<i2le> = 0,<i2edge> = 1</i2edge></i2le>	
INT2	PF4	J [●]	<i2le> = 1,<i2edge> = 0</i2edge></i2le>	
			<12LE> = 1,<12EDGE> = 1	
		Rising edge	(I3LE> = 0,<i3edge> = 0</i3edge>	
		Falling edge	<i3le> = 0,<i3edge> = 1</i3edge></i3le>	
INT3	PF6	High level	<l3le> = 1,<l3edge> = 0</l3edge></l3le>	
			<i3le> = 1,<i3edge> = 1</i3edge></i3le>	
		Rising edge	<i4le> = 0,<i4edge> = 0</i4edge></i4le>	
	DKO	Falling edge	<i4le> = 0,<i4edge> = 1</i4edge></i4le>	
INT4	PK0	J [●] ⊂ High level	<i4le> = 1,<i4edge> = 0</i4edge></i4le>	
			<i4le> = 1,<i4edge> = 1</i4edge></i4le>	
		Rising edge	5LE = 0; 5EDGE = 0	
NIT C	DICA	Falling edge	<i5le> = 0,<i5edge> = 1</i5edge></i5le>	
INT5	PK1	☐ _ High level	<i5le> = 1,<i5edge> = 0</i5edge></i5le>	
			5LE = 1, 5EDGE = 1	
		Rising edge	<i6le> = 0,<i6edge> = 0</i6edge></i6le>	
	\sim	Falling edge	<i6le> = 0,<i6edge> = 1</i6edge></i6le>	
INT6	PK2	J [●]	<i6le> = 1,<i6edge> = 0</i6edge></i6le>	
\sim	()		l6LE> = 1,<l6edge> = 1</l6edge>	
	\square	Rising edge	<i7le> = 0,<i7edge> = 0</i7edge></i7le>	
		Falling edge	<i7le> = 0,<i7edge> = 1</i7edge></i7le>	
INT7	PK3	J [●] C High level	<i7le> = 1,<i7edge> = 0</i7edge></i7le>	
	\geq		<i7le> = 1,<i7edge> = 1</i7edge></i7le>	
		Rising edge	<i8le> = 0,<i8edge> = 0</i8edge></i8le>	
		Falling edge	<i8le> = 0,<i8edge> = 1</i8edge></i8le>	
INT8	PK4	High level	<i8le> = 1,<i8edge> = 0</i8edge></i8le>	
			<l8le> = 1,<l8edge> = 1</l8edge></l8le>	
I			I I	
Interrupt Pin	Shared pin		Mode	Setting Method
------------------	------------	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	-----------------------------------------	------------------------------------------
			Rising edge	<i9le> = 0,<i9edge> = 0</i9edge></i9le>
		,≁	Falling edge	<i9le> = 0,<i9edge> = 1</i9edge></i9le>
INT9	PK5		High level	<i9le> = 1,<i9edge> = 0</i9edge></i9le>
			Low level	<i9le> = 1,<i9edge> = 1</i9edge></i9le>
			Rising edge	<iale> = 0,<iaedge> = 0</iaedge></iale>
	DKO		Falling edge	<iale> = 0,<iaedge> = 1</iaedge></iale>
INTA	PK6	ᡔ᠊ᢩ᠆	High level	<iale> = 1,<iaedge> = 0</iaedge></iale>
		Falling edge <iale> = 0,<iaedge> = 1 J* High level <iale> = 1,<iaedge> = 0 Low level <iale> = 1,<iaedge> = 1</iaedge></iale></iaedge></iale></iaedge></iale>	<iale> = 1,<iaedge> = 1</iaedge></iale>	
			Rising edge	<ible> = 0, <ibedge> = 0</ibedge></ible>
	DICT		Fallinf edge	<ible> = 0,<ibedge> = 1</ibedge></ible>
INTB	PK7	•	High level	<ible> = 1,<ibedge> = 0</ibedge></ible>
			Low level	<ible> = 1, <ibedge> = 1</ibedge></ible>

Function Setting	of External	Interrunt	Pin (2/2)
i unclion ocling		menupt		()

(3) Interrupt control

Symbol	NAME	address	7	6	5	4	3	2	1	0
			/	DP49SEL	DP48SEL	DP47SEL	DP39SEL	DP37SEL	DP26SEL	DP24SEL
							R/W	~		
				0	0	0	0	Q	0	0
	Interruption	10CH		0:INTTB50	0:INTTB40	0:INTTB30	0:INTB	0;INTA	0:INTTA7	0:INTTA5
INTSEL	combination	(Prohibit		Interruption	Interruption	Interruption	Interruption	Interruption	Interruption	Interruption
	selection	RMW)		is effective	is effective	is effective	is invalid	is invalid	is effective	is effective
				1:INTTB51	1:INTTB41	1:INTTB31	1:INTB	1:INTA	1:INT9	1:INT8
				Interruption	Interruption	Interruption	Interruption	Interruption	Interruption	Interruption
			_	is effective	is effective	is effective	is effective	is effective	is effective	is effective
					TBOF5ST	TBOF4ST	TBOF3ST	TBOF2ST	TBOF1ST	TBOF0ST
							R/	Ŵ		
					0	0)0	0	0	0
					Read:	Read:	Read:	Read:	Read:	Read:
	Interruption	10DH			0:Interruptio	0:Interruption	0:Interruption	0:Interruption	0:Interruption	0:Interruption
INTST	generating	(Prohibit			n	un-generating	un-generating	un-generating	un-generating	un-generating
-	flag	RMW)			un-generating	1:Interruption	1:Interruption	1:Interruption	1:Interruption	1:Interruption
	- 0	,			1:Interruption	generating	generating	generating	generating	generating
					generating	Write:	Write:	Write:	Write:	Write:
					Write:	0:"0" clear	0:"0" clear	0:"0" clear	0:"0" clear	0:"0" clear
					0:"0" clear	1:Don't care	1:Don't care	1:Don't care	1:Don't care	1:Don't care
					1:Don't care		$\overline{\Omega}$	\sim		
			-		A A	_	IR3LE	IR2LE	IR1LE	IR0LE
			W	1	\frown		$\sum_{i=1}^{n}$	R/	W	
	SIO	F5H	0				1	1	1	1
SIMC	Interrupt	(Prohibit	Note:		$\langle \rangle$		0:INTRX3	0:INTRX2	0:INTRX1	0:INTRX0
	control	RMW)	Write "1"				edge mode	edge mode	edge mode	edge mode
					\mathcal{I}		1:INTRX3	1:INTRX2	1:INTRX1	1:INTRX0
			/			\sim	level mode	level mode	level mode	level mode

- Note 1: The default priorities 24, 26, 47 to 49 are making the interruption factor serve a double purpose. It is necessary to choose the interruption factor used in an interruption factor selection register. Therefore, interruption cannot be used simultaneously.
- Note 2: The default priority 50 is making the interruption factor serve a double purpose. The interruption factor assigned to this default priority 50 can be used simultaneously. Of which interruption factor interruption occurred should interrupt, and please check it in a generating flag register.
- Note 3: The interruption level setting register of combination interruption should clear an interruption demand flag in an INTCLR register, before changing an INTSEL register. Moreover, re-set an interrupt level as a desired level.

(4) Interrupt request flag clear register

The interrupt request flag is cleared by writing the appropriate micro DMA start vector. For example, to clear the interrupt flag INTO, perform the following register operation after execution of the DI instruction.

INTCLR \leftarrow 0AH Clears interrupt request flag INTC	$CLR \leftarrow 0AH$	ot request flag IN I 0
------------------------------------------------------------	----------------------	------------------------

								1	
Symbol	NAME	address	7	6	5	4	3 2	1	0
	Interrupt	F8H	-	-	-	-	L -((//A	-	-
INTCLR	clear	(Prohibit					W C		
	control	(FTOHIDIC RMW)	0	0	0	0	0 0	0	0
	oonaoi	(((((()))))))))))))))))))))))))))))))))				Interru	pt vector		

(5) Micro DMA start vector registers

This register assigns micro DMA processing to which interrupt source. The interrupt source with a micro DMA start vector that matches the vector set in this register is assigned as the micro DMA start source.

When the micro DMA transfer counter value reaches "0", the micro DMA transfer end interrupt corresponding to the channel is sent to the interrupt controller, the micro DMA start vector register is cleared, and the micro DMA start source for the channel is cleared. Therefore, to continue micro DMA processing, set the micro DMA start vector register again during the processing of the micro DMA transfer end interrupt.

If the same vector is set in the micro DMA start vector registers of more than one channel, the channel with the lowest number has a higher priority. Accordingly, if the same vector is set in the micro DMA start vector registers of two channels, the interrupt generated in the channel with the lower number is executed until micro DMA transfer is completed. If the micro DMA start vector for this channel is not set again, the next micro DMA is started for the channel with the higher number (Micro DMA chaining).

Symbol	NAME	address	7	6	5	4	3	2	1	0
	DMA0						DMA0 sta	art vector		
DMA0V	start	100H			DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0
DIVIAUV	vector	ТООН		/			R/	W		
	VCCIOI				0	0	0	0	0	0
	DMA1						DMA1 sta	art vector		
DMA1V	start	101H			DMA1V5	DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0
DIVIATV	vetor	TOTIT					R/	Ŵ		
	VCIO				0	0 _	_ (//	() 0	0	0
	DMA2						DMA2 sta	art vector		
DMA2V	start	102H			DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0
DIVIAZV	vector	10211					() R/	W		
	VCCIO				0	0		0	0	0
	DMA3						DMA3 sta	art vector	\frown	
DMA3V	start	103H			DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0
DIVIAGV		10011					> R/	w 261		
DMASV start vector DMA4	100101				0	(/0)	0	(0)	0	0
					\bigcirc		DMA4 sta	art vector	())	
DMA4V	start	104H			DMA4V5	DMA4V4	DMA4V3	DMA4V2	DMA4V1	DMA4V0
DIVIA	vector	10411				\sim				
	100101				$\langle 0 \rangle$	> 0	0	<u>)</u>	0	0
	DMA5			\geq	$\langle \rangle \rangle$		DMA5 sta	art vector		
DMA5V	start	105H		\searrow	DMA5V5	DMA5V4	DMA5V3	DMA5V2	DMA5V1	DMA5V0
B111/ 10 V	vector	10011		A	Ň		R/			
	100101			\mathcal{M}	∨ 0	/ 0	0	0	0	0
	DMA6		\searrow		>		DMA6 sta	art vector		
DMA6V	start	106H	$ \rightarrow \downarrow \downarrow$	\mathcal{A}	DMA6V5	DMA6V4	DMA6V3	DMA6V2	DMA6V1	DMA6V0
B100 (0 V	vector	10011		Å			<u> </u>			
	100101		$7 \rightarrow 4$	\sim	0 <	0	0	0	0	0
	DMA7		\mathcal{H}		\wedge		DMA7 sta	art vector		-
DMA7V	start	107H	\sim	$\langle \rangle$	DMA7V5	DMA7V4	DMA7V3	DMA7V2	DMA7V1	DMA7V0
	vector		\sim				R/	W		
	100101		\mathcal{H}			✓ 0	0	0	0	0

(6) Specification of a micro DMA burst

Specifying the micro DMA burst function causes micro DMA transfer, once started, to continue until the value in the transfer counter register reaches 0. Setting any of the bits in the register DMAB which correspond to a micro DMA channel (as shown below) to 1 specifies that any micro DMA transfer on that channel will be a burst transfer.

Symbol	NAME	address	7	6	5	4	3	2	1	0
Symbol		4441000	, DBST7	DBST6	DBST5		DBST3	DBST2	DBST1	DBST0
DMAB	DMA	108H				R/	W	J.		
	burst		0	0	0	0	0	0	0	0
						40		<	$\left(\bigcirc \right)$	7
					/		\geq	Z		
						$\langle \rangle \rangle$	\diamond	$\sim (O)$		
						\sim		\sim	$\overline{\mathcal{O}}$	
					$\langle \rangle$	>	((\sim		
				G		×		Ð		
)		
				$\langle \langle \rangle$	\diamond	\square		/		
			(>	\backslash))			
				\bigcirc			\leq			
					\langle					
		1)	1					
			// \$)			\leq				
	/	$\langle \ \rangle$	\leq	($\sqrt{3}$					
		\swarrow	~		\square					
			\langle							
	$\langle \rangle$									
		\mathcal{D}	\int	~						
\sim	(\bigcirc)		al							
		$\langle \rangle$	(\bigcirc)	\checkmark						
$\langle =$	\geq	$\langle \langle \chi \rangle$	\bigcirc							
	>		\geq							

(7) Notes

The instruction execution unit and the bus interface unit in this CPU operate independently. Therefore if, immediately before an interrupt is generated, the CPU fetches an <u>instruction</u> which clears the corresponding interrupt request flag (Note), the CPU may execute this instruction in between accepting the interrupt and reading the interrupt vector. In this case, the CPU will read the default vector 0004H and jump to interrupt vector address FFFF04H.

To avoid this, an instruction which clears an interrupt request flag should always be placed after a "DI" instruction. And in the case of setting an interrupt enable again by "EI" instruction after the execution of clearing instruction, execute "EI" instruction after clearing and more than 3-instructions (e.g., "NOP"× 1 times).

If placed "EI" instruction without waiting "NOP" instruction after execution of clearing instruction, interrupt will be enable before request flag is cleared. Thus, when be changed interrupt request level to "0", change it after cleared corresponding interrupt request by INTCLR instruction.

In the case of changing the value of the interrupt mask register <IFF2:0> by execution, disable an interrupt by "DI" instruction before execution of POP SR instruction.

In addition, please note that the following two circuits are exceptional and demand special attention.

, , , , , , , , , , , , , , , , , , ,	
	In level mode INT0 to INTB are not an edge-triggered interrupt. Hence, in level mode the interrupt request flip-flop for INT0 to INTB does not function. The peripheral interrupt request passes through the S input of the flip-flop and becomes the Q output. If the interrupt input mode is changed from edge mode to level mode, the interrupt request flag is cleared automatically.
	If the CPU enters the interrupt response sequence as a result of INT x (x $_{.0}$ to 7) going from "0" to "1", INTx must then be held at "1" until the interrupt response sequence has been completed. If INTx is set to Level mode so as to release a Halt state, INTx must be held at "1" from the time INTx changes from "0"to "1" until the
INT0 to INTB	Halt state is released. (Hence, it is necessary to ensure that input noise is not interpreted as a "0", causing INTx to revert to "0" before the Halt state has been
level mode	released
	When the mode changes from level mode to edge mode, interrupt request flags which were set in level mode will not be cleared. Interrupt request flags must be cleared using the following sequence.
	DI LD (IIMC2),00H ; Changes from level to edge. LD (INTCLR),0AH ; Clears interrupt request flag. NOP ; Wait El execution.
	NOP NOP EI
INTRX0 to INTRX3	The interrupt request flip-flop can only be cleared by a reset or by reading the serial channel receive buffer. It cannot be cleared by an instruction.
Note: The following in request flag.	structions or pin input state changes are equivalent to instructions that clear the interrupt
	· · · · · · · · · · · · · · · · · · ·
	nstructions which switch to level mode after an interrupt request has been generated in edge node.
-	

The pin input change from high to low after interrupt request has been generated in level mode. ("H" \rightarrow "L", "L" \rightarrow "H")

INTRX0 to INTRX2: Instruction which read the receive buffer.

(8) About combination of an interruption factor

About the following interruption factor, interruption is made to serve a double purpose. Cautions are needed when using it.

1)INT8/INTTA5

The interruption table / interruption level setting register is made to serve a double purpose. Therefore, it cannot be used simultaneously. Micro DMA starting is also that only which or one of the two can be used. In order to change the interruption factor to be used, it is necessary to set up INTSEL<DP24SEL>. It disappears, even if interruption of INTTA5(8-bit timer 5) will occur, if INTSEL<DP24SEL> is set as "1." It disappears, even if interruption of INT8(INT8 terminal input) will occur, if INTSEL<DP24SEL> is set as "0."

2)INT9/INTTA7

The interruption table / interruption level setting register is made to serve a double purpose. Therefore, it cannot be used simultaneously. Micro DMA starting is also that only which or one of the two can be used. In order to change the interruption factor to be used, it is necessary to set up INTSEL<DP26SEL>. It disappears, even if interruption of INTTA7(8-bit timer 7) will occur, if INTSEL<DP26SEL> is set as "1." It disappears, even if interruption of INT9(INT9 terminal input) will occur, if INTSEL<DP26SEL> is set as "0."

3)INTTB31/INTTB30

The interruption table / interruption level setting register is made to serve a double purpose. Therefore, it cannot be used simultaneously. Micro DMA starting is also that only which or one of the two can be used. In order to change the interruption factor to be used, it is necessary to set up INTSEL<DP47SEL>. It disappears, even if interruption of INTTB30(16-bit timer 3) will occur, if INTSEL<DP47SEL> is set as "1." It disappears, even if interruption of INTTB31(16-bit timer 3) will occur, if INTSEL<DP47SEL> is set as "0."

4)INTTB41/INTTB40

The interruption table // interruption level setting register is made to serve a double purpose. Therefore, it cannot be used simultaneously. Micro DMA starting is also that only which or one of the two can be used. In order to change the interruption factor to be used, it is necessary to set up INTSEL<DP48SEL>. It disappears, even if interruption of INTTB40(16-bit timer 4) will occur, if INTSEL<DP48SEL> is set as "1." It disappears, even if interruption of INTTB41(16-bit timer 4) will occur, if INTSEL<DP48SEL> is set as "0."

5)INTTB51/INTTB50

The interruption table / interruption level setting register is made to serve a double purpose. Therefore, it cannot be used simultaneously. Micro DMA starting is also that only which or one of the two can be used. In order to change the interruption factor to be used, it is necessary to set up INTSEL<DP49SEL>. It disappears, even if interruption of INTTB50(16-bit timer 5) will occur, if INTSEL<DP49SEL> is set as "1." It disappears, even if interruption of INTTB51(16-bit timer 5) will occur, if INTSEL<DP49SEL> is set as "0."

When you change an interruption factor, please change in the following procedures.

It interrupts, an interruption level setting register is set as the ban on a demand, and an interruption demand flag is cleared. It is set as the interruption factor which uses an interruption combination selection register. An interrupt level is set as an interrupt level setting register.

3.5 Function Ports

TMP92CM27 has I/O port pins that are shown in Table 3.5.1 in addition to functioning as general-purpose I/O ports, these pins are also used by internal CPU and I/O functions. list I/O registers and their specifications.

Port Name	Pin Name	Number of Pins	I/O	R	I/O Setting	Pin Name for built-in function
Port 1	P10 to P17	8	I/O	-	Bit	D8 to D15
Port 6	P60 to P67	8	I/O	-	Bit	A16 to A23
	P71	1	I/O	U	Bit	WRLL
	P72	1	I/O	U	Bit	WRLU
	P73	1	I/O	_	Bit 🔨	R/W
Port 7	P74	1	I/O	U	Bit	SRWR
	P75	1	I/O	U	Bit	
	P76	1	I/O	U	Bit	SRLUB
	P77	1	I/O	- /	Bit	WAIT
Port 8	P80	1	Output	4((Fixed)	
	P81	1	Output		(Fixed)	CST
	P82	1	Output	(-	(Fixed)	CS2
	P83	1	Output	$\langle \rangle$	(Fixed)	CS3/SDCS
	P84	1	Output	1	(Fixed)	CS4
	P85	1 (Output	~	(Fixed)	C\$5/WDTOUT
	P86	1	¥0	-	Bit	BUSRQ
	P87	(1)	< <u>/</u> /O	_	Bit	BUSAK
Port 9	P90		Output	-	(Fixed)	SDWE
	P91	$\overline{\overline{A}}$	Output	_ 4	(Fixed)	SDRAS
	P92		Output	fc	(Fixed)	SDCAS
	P93		Output		(Fixed)	SDLLDQM
	P94	1	Output	7	(Fixed)	SDLUDQM
	P95	1 <	Output	$\frac{1}{1}$	(Fixed)	SDCKE
\sim	P96	1	Output	-	(Fixed)	SDCLK
Port A	PA0	1	I/O	>_	Bit	RXD0
	PA1	1_((I/O	-	Bit	TXD0
\sim ((\sim	PA2	1	1/0	_	Bit	SCLK0/CTS0
	PA3		1/0	-	Bit	RXD1
	PA4 (((1)	I/O	-	Bit	TXD1
	PA5		I/O	_	Bit	SCLK1/CTS1
Port C	PC0	\searrow	I/O	-	Bit	SO0/SDA0
	PC1	1	I/O	_	Bit	SI0/SCL0
	PC2	1	I/O	-	Bit	SCK0
	PC3	1	I/O	-	Bit	SO1/SDA1
	PC4	1	I/O	-	Bit	SI1/SCL1
	PC5	1	I/O	_	Bit	SCK1

Table 3.5.1 Port Function(R: PD = with programmable pull-down register, U = with pull-up register) (1/2)

Port Name	Pin Name	Number of Pins	I/O	R	I/O Setting	Pin Name for built-in function
Port D	PD0	1	I/O	-	Bit	HSSI0
	PD1	1	I/O	-	Bit	HSSO0
	PD2	1	I/O	_	Bit	HSCLK0
	PD3	1	I/O	-	Bit	RXD2
	PD4	1	I/O	_	Bit 🗸	TXD2
	PD5	1	I/O	_	Bit	SCLK2/CTS2
Port F	PF0	1	I/O	_	Bit	TAOIN/INTO
	PF1	1	I/O	_	Bit	TA10UT
	PF2	1	I/O	_	Bit	TA2IN/INT1
	PF3	1	I/O	_	Bit	TA3OUT
	PF4	1	I/O	-	Bit	TA4IN/INT2
	PF5	1	I/O	_	Bit	TA5OUT
	PF6	1	I/O	-	Bit	TA6IN/INT3
Port J	PJ0	1	I/O	6	Bit	TB0OUT0
	PJ1	1	I/O	9(Bit	TBOOUTI
	PJ2	1	I/O	K	Bit	TB1QUT0
	PJ3	1	1/0	-	Bit	TB1OUT1
	PJ4	1	VO(Ń	Bit	TB2OUT0/TB4OUT0
	PJ5	1	10	-	Bit	TB2OUT1/TB4OUT1
	PJ6	1 (1/0	<u> </u>	Bit	TB3OUT0/TB5OUT0
	PJ7	1		_	Bit	TB3OUT1/TB5OUT1
Port K	PK0	10	Input	_	(Fixed)	TB0IN0/INT4
	PK1	Y	Input	_	(Fixed)	TB0IN1/INT5
	PK2		Input		(Fixed)	TB1IN0/INT6
	PK3	√⁄ 1))	Input		(Fixed)	TB1IN1/INT7
	PK4		Input	(-//	(Fixed)	TB2IN0/INT8
	PK5	1	Input	Ň.	(Fixed)	TB2IN1/INT9
	PK6	1 <	Input	2	(Fixed)	TB3IN0/INTA
	PK7	1	Input		(Fixed)	TB3IN1/INTB
Port L	PL0	1	1/0	> -	Bit	PG00/RXD3
4	PL1	1	I/O	_	Bit	PG01/TXD3
	PL2	1/1/	I/O	-	Bit	PG02/SCLK3/ CTS3
\mathcal{Y}	PL3	1	1/0	-	Bit	PG03/TA7OUT
	PL4	((1))	I/O	-	Bit	PG10/HSSI1
	PL5		I/O	-	Bit	PG11/HSSO1
	PL6	1	I/O	_	Bit	PG12/HSCLK1
\searrow	PL7	1	I/O	-	Bit	PG13
Port M	PM0 to PM7	8	Input	_	(Fixed)	AN0 to AN7/KI0 to KI7
Port N	PN0 to PN2	3	Input	_	(Fixed)	AN8 to AN10
	PN3	1	Input	—	(Fixed)	AN11/ ADTRG

Table 3.5.1 Port Function(R: PD = with programmable pull-down register, U = with pull-up register) (2/2)

	Tat	ble 3.5.2 I/O Port and Specifications	(1/7)		: Don't c	are
Port	Pin name	Specification	D.		gister	
Port 1	P10 to P17	Input Port	Pn X	PnCR 0	PnFC	PnFC
		Output Port	X	1	0	None
		D8 to D15 bus	X	X		NONE
Port 6	P60 to P67	Input Port	X)	
		Output Port	X		0	None
		A16 to A23 output	X)x	1	NOR
Port 7	P71	Input Port (without pull up)	0	0	0 (
		Input Port (with pull up)	1	0		
		Output Port	X	1	0	$\langle \rangle$
		WRLL	$)_{x}$	<u>ن</u>	$(\tilde{\mathbf{Q}})$	Ň
	P72	Input Port (without pull up)	0		0	O
	172	Input Port (with pull up)		0		
		Output Port	1 X			
			X	7/10	1	
	P73	WRLU Input Port		\bigcirc		
	F73	Output Port	X X	1	0	
			$\begin{pmatrix} \mathbf{x} \\ \mathbf{x} \end{pmatrix}$	1	1	
	P74	R/W Input Port (without pull up)				
	P74	Input Port (with pull up)	0/	0	0	
			1 X	0	0	None
	(Output Port	X	1	0	
		ŚŔŴŖ		1	1	
	P75	Input Port (without pull up)	0	0	0	
		Input Port (with pull up)	1	0	0	
		Output Port	X	1	0	
~	✓	SRLLB	Х	1	1	
\sim	P76	Input Port (without pull up)	0	0	0	
	\searrow	Input Port (with pull up)	1	0	0	
		Output Port	Х	1	0	
$\$		SRUB	Х	1	1	
	P77	Input Port	Х	0	0	
		Output Port	Х	1	0	
\searrow		WAIT	Х	0	1	

Port	Pin name	Specification		I/Q re	gister	
FUIL	Finname	Specification	Pn	PnĆR	PnFC	Pr
Port 8	P80	Output Port	Х	Č	0	N
		CS0 output	Х		(1))	
	P81	Output Port	Х	$\overline{\Box}$	0	
		CS1 output	X	None) 1	
	P82	Output Port	X	\searrow	0	
		CS2 output	X	\mathcal{Y}	1	
	P83	出力ポート	X	>	0	((
		CS3 output	X		1	
		SDCS output	X	\sim	(f)	
		Reserved	X	\sim	Q	\square
	P84	Output Port	Х	\overline{C}	0	S
		CS4 output	Х			
	P85	Output Port	X	7.5	0	
		CS5 output	X (($\langle \rangle \rangle$	1	
		WDTOUT output	X		1	
		Reserved	X		0	
	P86 to P87	Input Port	X//	0	0	Ν
		Output Port	X	1	0	
	P86	BUSRQ	Х	0	1	
	(Reserved	Х	1	1	
	P87	BUSAK	Х	1	1	
		Reserved	Х	0	1	
Port 9	P90 to P96	Output Port	Х	None	0	Ν
	P90	SDWE	Х		1	
\sim	2P91	SDRAS	Х		1	
4	P92	SDCAS	Х		1	
\square	P93	SDLLDQM	Х		1	
$ \ \ \ \ \ \ \ \ \ \ \ \ \ $	P94	SDLUDQM	Х		1	
	P95	SDCKE	Х		1	
	P96	SDCLK	Х		1	

		5.2 I/O Port and Specifications (3,	(1)			n't care
Port	Pin name	Specification			gister	
	1 III Hallio	opeointeation	Pn	PnCR	PnFC	PnFC
Port A	PA0	Input Port	Х	0	0	None
		Output Port	Х	1 (\		
		RXD0 input	Х	0	T	
	PA1	Input Port	Х	(0)	0	0
		Output Port	X	V) 0	0
		TXD0 output	X	\searrow	1	0
		TXD0 (open drain) output	X ($\uparrow D$	1	1
	PA2	Input Port	X	Ø	0	None
		Output Port	X	1	0	
		SCLK0/CTS0 input		0	1/1	
		SCLK0 output	X	1	R	$\langle \rangle$
	PA3	Input Port	⟨\ X	0	(0)	None
		Output Port	Лх	- 9 ,	0	()
		RXD1 input	X	0	1	\mathcal{I}
	PA4	Input Port	Х	0	0	0
		Output Port	Х	(1/	0	0
		TXD1 output	X	γ	//1	0
		TXD1 (open drain) output	X (($7/1^{-}$	1	1
	PA5	Input Port	X \\	$\left(\begin{array}{c} 0 \end{array} \right)$	0	None
		Output Port	X		0	
		SCLK1/CTS1 input	X	0	1	
		SCLK1 output	X/	1	1	
Port C	PC0	Input Port	X	0	0	0
		Output Port	X	1	0	0
		SO0 output	Х	0	1	0
		SDA0 1/0	Х	1	1	0
(SO0 (open drain) output	Х	0	1	1
		SDA0 (open drain) I/O	Х	1	1	1
	PC1	Input Port	Х	0	0	0
		Output Port	Х	1	0	0
		SI0 input	Х	0	1	0
		SCL0 I/O	Х	0	1	1
	\sim	SCL0 (open drain) I/O	Х	1	1	1
\sim	PC2	Input Port	Х	0	0	None
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	NЛ	Output Port	Х	1	0	
		SCK0 input	X X	0	1	
		SCK0 output	Х	1	1	
		$\bigcirc \!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!$				

Table 3.5.2	I/O Port and Specifications (3/7)

Port         Pin name         Specification         I/O register           Port C         PC3         Input Port         X         0         0         0           SO1 output         X         0         4/         0         0         0           SO1 output         X         1         0         0         0         0           SO1 output         X         0         1         0         0         0           SO1 (open drain) output         X         0         1         1         1           SDA1 (/O         X         1         1         1         1           SDA1 (open drain) output         X         0         1         1         1           PC4         Input Port         X         0         1         1         1           SCL1 (/O         X         0         1         1         1         1           PC5         Input Port         X         4         0         1         1           SCK1 input         X         0         0         None         0         1         1           PD1         Input Port         X         0         0         None		Table 3	.5.2 I/O Port and Specifications (4	//)		X: Do	n't care	
Port C         PC3         Input Port         X         0         0.0         0           SQ1 (open drain) output         X         1         0         0         0           SQ1 (open drain) output         X         1         1         0         0           SQ1 (open drain) output         X         1         1         0         0           SQ1 (open drain) I/O         X         1         1         1         0           PC4         Input Port         X         0         1         1         1           PC4         Input Port         X         0         1         1         1           PC4         Input Port         X         0         1         1         1           SCL1 l/O         X         0         1         1         1         1           PC5         Input Port         X         0         0         None         0         1         1           Port D         PD0         Input Port         X         0         1         1         1           PD1         Input Port         X         0         0         1         1         1           PD2	Port	Pin name	Specification	I/O register				
Output Port         X         1         0         0           SO1 output         X         0         4/         0         3           SO1 output         X         0         1/         0         3         0         1/         0         3         0         1         0         3         0         1         1         1         0         0         0         1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         <	FUIL	Finname	Specification	Pn		PnFC	PnFC2	
Output Port         X         1         0         0           SO1 output         X         0         4/         0           SD1 (/O         X         1         1         0           SO1 (open drain) output         X         0         1         1           SDA1 (open drain) output         X         0         1         1           SDA1 (open drain) I/O         X         4         1         1           PC4         Input Port         X         0         0         0           Output Port         X         0         1         1         1           PC4         Input Port         X         0         1         1           SCL1 (/O         X         0         1         1         1           SCL1 (open drain) I/O         X         1         1         1           PC5         Input Port         X         0         0         None           Output Port         X         0         1         1         1           PD1         Input Port         X         0         1         1           PD1         Input Port         X         0         1         1 </td <td>Port C</td> <td>PC3</td> <td>Input Port</td> <td>Х</td> <td>0</td> <td>0</td> <td>0</td>	Port C	PC3	Input Port	Х	0	0	0	
SO1 output         X         0         1         0           SDA1 I/O         X         1         1         0           SO1 (open drain) output         X         0         1         1           SDA1 (open drain) output         X         0         1         1           SDA1 (open drain) I/O         X         1         1         1           PC4         Input Port         X         0         0         0           Output Port         X         1         0         0         1           SCL1 (Open drain) I/O         X         1         1         1           PC5         Input Port         X         0         1         1           PC6         Input Port         X         0         0         None           Output Port         X         1         1         1           PD1         Input Port         X         0         1 <t< td=""><td></td><td></td><td></td><td></td><td>1 ( (</td><td></td><td>0</td></t<>					1 ( (		0	
SDA1 I/O         X         1         1         0           SO1 (open drain) output         X         0         1         1           SDA1 (open drain) I/O         X         1         1         1           PC4         Input Port         X         0         0         0           Output Port         X         1         0         0         0           SCL1 I/O         X         0         1         1         0           SCL1 I/O         X         0         1         1         1           PC5         Input Port         X         0         0         None           Output Port         X         0         1         1         1           PC5         Input Port         X         0         1         1           PC5         Input Port         X         0         1         1           SCK1 output         X         0         1         1         1           PD0         Input Port         X         0         1         1           PD1         Input Port         X         0         0         None           Output Port         X         1 <td></td> <td></td> <td></td> <td>Х</td> <td>0</td> <td></td> <td>0</td>				Х	0		0	
SO1 (open drain) output         X         0         1         1           SDA1 (open drain) I/O         X         1         1         1           PC4         Input Port         X         0         0         0           Output Port         X         1         0         0         0           SCL1 I/O         X         0         1         1         0         0           SCL1 I/O         X         0         1         1         1         1         1           PC5         Input Port         X         0         1         1         1         1           PC5         Input Port         X         0         0         None         0         None           Output Port         X         1         1         1         1         1         1           Port D         Input Port         X         0         1         1         1         1           PD1         Input Port         X         0         0         None         0         1           PD2         Input Port         X         0         0         None         0         0         None      0utput Port <td></td> <td></td> <td></td> <td></td> <td>$(\Delta)$</td> <td>$\overline{1}$</td> <td></td>					$(\Delta)$	$\overline{1}$		
SDA1 (open drain) I/O         X         1         1         1           PC4         Input Port         X         0         0         0           Output Port         X         1         0         0         0           SI1 input         X         0         1         0         0           SCL1 I/O         X         0         1         1         1           SCL1 (open drain) I/O         X         1         1         1           PC5         Input Port         X         0         0         None           Output Port         X         1         1         1         1           PC5         Input Port         X         0         0         None           Output Port         X         1         1         1         1           PD0         Input Port         X         0         1         1           PD1         Input Port         X         0         1         1           PD2         Input Port         X         0         0         None           Output Port         X         1         0         1         1           PD2         Input Po						) 1		
PC4         Input Port         X         0         0         0           Output Port         X         1         0         0         0           SI1 input         X         0         1         0         0           SCL1 I/O         X         0         1         0         0           SCL1 I/O         X         0         1         1         1           PC5         Input Port         X         0         0         None           Output Port         X         4         0         0         None           Output Port         X         1         1         1         1           Pot         Input Port         X         0         1         1           Pot         Input Port         X         0         1         1           PD1         Input Port         X         0         1         1           PD2         Input Port         X         1         0         None           Output Port         X         1         1         1         1           PD2         Input Port         X         0         0         None           Output Por						/ 1		
Output Port         X         1         0         0           SI1 input         X         0         1         0         0           SCL1 I/O         X         0         1         1         0           SCL1 I/O         X         0         1         1         1           PC5         Input Port         X         1         1         1           PC5         Input Port         X         1         1         1           SCK1 input         X         1         0         None           Output Port         X         1         1         1           SCK1 output         X         1         1         1           PD1         Input Port         X         0         1           PD1         Input Port         X         1         0           HSS00 output         X         1         1         1           PD2         Input Port         X         0         0         None           Output Port         X         1         1         1         1           PD2         Input Port         X         0         0         None           Outp		PC4			0	0		
SI1 input         X         0         1         0           SCL1 I/O         X         0         1         1           SCL1 (open drain) I/O         X         1         1         1           PC5         Input Port         X         0         0         None           Output Port         X         1         1         1         1           PC5         Input Port         X         0         1         1           SCK1 input         X         1         1         1         1           SCK1 output         X         1         1         1         1           Port D         PD0         Input Port         X         0         1         1           PD1         Input Port         X         0         1         1         1           PD1         Input Port         X         1         1         1         1           PD2         Input Port         X         1         1         1         1           PD3         Input Port         X         0         0         1         1           PD4         Input Port         X         0         0         0								
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$								
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$						. /		
PC5         Input Port Output Port         X         0         0         None           Output Port         X         4         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         1         1         1         1         0         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1								
Output PortX10SCK1 inputX01SCK1 outputX11Port DInput PortX00Output PortX10HSSI0 inputX01PD1Input PortX10Output PortX10HSS00 outputX11PD2Input PortX11PD3Input PortX11PD4Input PortX00Output PortX10TXD2 outputX11PD5Input PortX00Output PortX11Input PortX00Output PortX11PD4Input PortX00TXD2 (open drain) outputX11PD5Input PortX00Output PortX00Output PortX00NoneOutput PortX0NoneOutput PortX00NoneOutputX11NoneOutputX11NoneOutputX11NoneOutputX11NoneOutputX11NoneOutputX11NoneOutputX <td></td> <td>PC5</td> <td></td> <td></td> <td></td> <td></td> <td></td>		PC5						
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		100				$\langle \cap \rangle$	None	
SCK1 output         X         1         1           Port D         PD0         Input Port         X         0         0         None           Output Port         X         1         0         1         0         None           PD1         Input Port         X         0         1         0         1           PD1         Input Port         X         0         0         1         1           PD2         Input Port         X         1         1         1         1           PD2         Input Port         X         0         0         None           Output Port         X         1         1         1         1           PD2         Input Port         X         0         0         None           Output Port         X         1         1         1         1           PD3         Input Port         X         0         1         1           PD4         Input Port         X         0         0         0           TXD2 output         X         1         1         1         1           PD5         Input Port         X         0							$\langle \rangle$	
Port D         Input Port         X         0         0         None           Output Port         X         1         0         0         None           PD1         Input Port         X         0         1         0           PD1         Input Port         X         0         0         None           Output Port         X         1         0         None           Output Port         X         1         1         1           PD2         Input Port         X         0         0         None           Output Port         X         1         1         1         1           PD2         Input Port         X         1         1         1           PD3         Input Port         X         0         0         None           Output Port         X         0         1         1         1           PD4         Input Port         X         0         0         0           TXD2 output         X         1         1         0         0           TXD2 (open drain) output         X         1         1         1         1         1 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td>$\bigcup$</td></td<>							$\bigcup$	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Dort D	DDO					None	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	POILD	PDU					none	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $						//		
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$							NL	
HSSO0 output         X         1         1           PD2         Input Port         X         0         0           Output Port         X         1         0           HSCLK0 output         X         1         1           PD3         Input Port         X         0         0           Output Port         X         1         1         1           PD3         Input Port         X         0         0         None           Output Port         X         1         0         1         1           PD3         Input Port         X         0         1         1           PD4         Input Port         X         0         1         1           PD4         Input Port         X         1         1         0           TXD2 output         X         1         1         1         1           PD5         Input Port         X         0         0         None           Output Port         X         1         0         0         None           Output Port         X         0         0         None           Output Port         X <t< td=""><td></td><td>PD1</td><td></td><td></td><td></td><td></td><td>None</td></t<>		PD1					None	
PD2         Input Port         X         0         0         None           Output Port         X         1         0         0         None           HSCLK0 output         X         1         1         0         None           PD3         Input Port         X         0         0         None           Output Port         X         1         1         1         1           PD3         Input Port         X         1         0         None           Output Port         X         0         0         1         1           RXD2 input         X         0         0         0         0           PD4         Input Port         X         1         0         0           TXD2 output         X         1         1         1         0           TXD2 (open drain) output         X         1         1         1         1           PD5         Input Port         X         0         0         None           Output Port         X         1         0         None           Output Port         X         0         1         1				-				
Output Port         X         1         0           HSCLK0 output         X         1         1           PD3         Input Port         X         0         0           Output Port         X         1         0           Qutput Port         X         1         0           Qutput Port         X         1         0           RXD2 input         X         0         1           PD4         Input Port         X         0         0           Qutput Port         X         1         1         0           TXD2 output         X         1         1         1           PD5         Input Port         X         0         0           TXD2 (open drain) output         X         1         1         1           PD5         Input Port         X         0         0         None           Output Port         X         1         0         None           Output Port         X         1         0         None           Output Port         X         0         1         1					-			
HSCLK0 output         X         1         1           PD3         Input Port         X         0         0         None           Output Port         X         1         0         None           PD3         Input Port         X         1         0         None           Qutput Port         X         0         1         0         0         0           PD4         Input Port         X         0         0         0         0         0           TXD2 output         X         1         1         0         0         0         0           TXD2 output         X         1         1         1         1         1         1           PD5         Input Port         X         0         0         None         None         None           Output Port         X         1         1         1         1         1         1           PD5         Input Port         X         1         0         None         None           Output Port         X         0         1         1         0         1		PD2					None	
PD3         Input Port         X         0         0         None           Output Port         X         1         0         0         None           RXD2 input         X         0         1         0         0         0           PD4         Input Port         X         0         0         0         0         0           TXD2 output         X         1         1         0         0         0         0           TXD2 output         X         1         1         1         1         0         0           TXD2 (open drain) output         X         1         1         1         1         1           PD5         Input Port         X         0         0         None           Output Port         X         0         0         None           Output Port         X         0         1         1								
Output Port         X         1         0           RXD2 input         X         0         1           PD4         Input Port         X         0         0           Output Port         X         1         0         0           TXD2 output         X         1         1         0           TXD2 output         X         1         1         1           PD5         Input Port         X         0         0           Output Port         X         1         1         1           PD5         Input Port         X         0         0           Output Port         X         0         0         None           Output Port         X         1         0         1           PD5         Input Port         X         0         1           SCLK2/CTS2 input         X         0         1         1						-		
RXD2 input         X         0         1           PD4         Input Port         X         0         0         0           Output Port         X         1         0         0         0           TXD2 output         X         1         1         0         0           TXD2 output         X         1         1         1         1           PD5         Input Port         X         0         0         None           Output Port         X         1         0         1         1           PD5         Input Port         X         0         1         1           SCLK2/CTS2 input         X         0         1         1		PD3			0	0	None	
PD4         Input Port         X         0         0         0           Output Port         X         1         0         0           TXD2 output         X         1         1         0           TXD2 (open drain) output         X         1         1         1           PD5         Input Port         X         0         0         None           Output Port         X         1         0         1         1           PD5         Input Port         X         0         0         None           Output Port         X         1         0         1         1						0		
Output Port         X         1         0         0           TXD2 output         X         1         1         0           TXD2 (open drain) output         X         1         1         1           PD5         Input Port         X         0         0         None           Output Port         X         1         0         1         1           SCLK2/CTS2         input         X         0         1         1			RXD2 input		0	1		
TXD2 output         X         1         1         0           TXD2 (open drain) output         X         1         1         1           PD5         Input Port         X         0         0         None           Output Port         X         1         0         1         1           SCLK2/CTS2         input         X         0         1         1		PD4	Input Port		0	0	0	
TXD2 (open drain) output)         X         1         1         1           PD5         Input Port         X         0         0         None           Output Port         X         1         0         None           SCLK2/CTS2         input         X         0         1			Output Port	Х	1	0	0	
PD5         Input Port         X         0         0         None           Output Port         X         1         0             None            None		$\langle \rangle$	TXD2 output	Х	1	1	0	
Output Port         X         1         0           SCLK2/CTS2         input         X         0         1			TXD2 (open drain) output	Х	1	1	1	
SCLK2/CTS2 input X 0 1		PD5			0	0	None	
SCLK2/CTS2 input X 0 1			Output/Port	Х	1	0		
SOEINZ/ 0132 Input		$\sim$			0	1		
	$\sim$	$\rightarrow$		V		4		
	$\sum$		$(\bigcirc)^{\vee}$					
	$\searrow$		$\rightarrow$					

Table 3.5.2	I/O Port and Specifications	(4/7)	
		(4//)	ι.

		.5.2 I/O Port and Specifications (5/	/	1/0	X: Do							
Port	Pin name	Specification	Pn		gister PnFC	PnFC						
Port F	PF0	Input Port	Х		0	0						
FUILF	FFU		Output Port X 1									
		TA0IN input	<u>х</u>	0	0	0						
						1						
	PF1	INTO input	X	$\left( \begin{array}{c} 0 \end{array} \right)$		1						
	PF1	Input Port	X		) 0	Non						
		Output Port	X		0	Non						
	<b>DF</b> 0	TA1OUT output	<u> </u>	1	1	-						
	PF2	Input Port	X	0	0	0						
		Output Port	X	_1	0	0						
		TA2IN input	( X )	> 0	1_((	0						
		INT1 input	X	0	1	1						
	PF3	Input Port	×	0	0	$\searrow$						
		Output Port	))X	A	( <b>0</b> )	Non						
		TA3OUT output	/ X	1 A	$\mathbf{A}$	/ )						
	PF4	Input Port	Х	0	0	0						
		Output Port	Х	1	0	0						
		TA4IN input	Х	0	))1	0						
		INT2 input	X	-0 <	/ 1	1						
	PF5	Input Port	Χ((	//0\	0							
		Output Port	_X \′	$\langle \gamma \rangle$	0	Non						
		TA5OUT output	X		1							
	PF6	Input Port	X	0	0	0						
		Output Port	$\langle X \rangle$	1	0	0						
		TA6IN input	X	0	1	0						
		INT3 input	X	0	1	1						
Port J	PJ0	Input Port	Х	0	0							
		Output Port	Х	1	0							
	(	TB0OUT0 output	Х	1	1							
	PJ1(	Input Port	Х	0	0							
		Output Port	Х	1	0							
	$( ) \vdash$	TB0OUT1 output	Х	1	1							
	PJ2	Input Port	X	0	0	Non						
		Output Port	X	1	0							
		TB1OUT0 output	X	1	1							
	PJ3	Input Port	X	0	0							
		Output Port	X	1	0							
7.			<i>/</i> \									

 Table 3.5.2
 I/O Port and Specifications (5/7)

		.5.2 I/O Port and Specifications (6,	(1)			n't car
Port	Pin name	Specification	Pn		gister PnFC	PnFC
Dant I		la sut Dart				
Port J	PJ4	Input Port	X X	0	0	0
		Output Port		1 ( (	0	0
		TB2OUT0 output	X	1		0
	DIE	TB4OUT0 output	X	$\left( \frac{1}{2} \right)$	1	1
	PJ5	Input Port	X		) 0	0
		Output Port	X		0	0
		TB2OUT1 output	X		1	0
	<b>D</b> Io	TB4OUT1 output	X		1	1
	PJ6	Input Port	X	0	0	0
		Output Port	$(\mathbf{x})$	1	0 ((	0
		TB3OUT0 output	X	1	1	0
		TB5OUT0 output	X	1	1	
	PJ7	Input Port	))X	_0_	( <b>0</b> )	0
		Output Port	X	Ϋ́	0	/)ø
		TB3OUT1 output	Х	1	77	<u> </u>
		TB5OUT1 output	Х	1	$\neg \mathcal{V}$	1
Port K	PK0	Input Port	Х		)))	0
		TB0IN0 input	X	20	ン1	0
		INT4 input	X ( (	$// \land$	1	1
	PK1	Input Port	- X (	$\bigcirc$	0	0
		TB0IN1 input	X	$\bigcirc$	1	0
		INT5 input	X		1	1
	PK2	Input Port	X		0	0
		TB1IN0 input	X		1	0
		INT6 input	X		1	1
	PK3	Input Port	Х		0	0
		TB1IN1_input	Х		1	0
	(	INT7 input	Х		1	1
	PK4	Input Port	Х	None	0	0
		TB2IN0 input	Х		1	0
		INT8 input	X		1	1
	PK5	Input Port	X		0	0
		TB2IN1 input	X		1	0
	$\sim$	INT9 input	X		1	1
	PK6	Input Port	X		0	0
$\rightarrow$		TB3IN0 input	X		1	0
	$\sim$	INTA input			1	1
$( \frown )$	PK7	Input Port	X X		0	0
	)])	TB3IN1 input	X		1	0
$\leq$	$7 \land$	INTB input	X		1	1
	- X		<u> </u>	1	<u> </u>	

Table 3.5.2	I/O Port and Specifications	(6/7)

		5.2 I/O Port and Specifications (7/	7)			n't care	
Port	Pin name	Specification	<b>D</b> .		gister		
<u> </u>			Pn		PnFC	PnFC	
Port L	PL0	Input Port	X	0	0	0	
		Output Port	X	1 ( (	0 >	0	
		PG00 output	X	1		0	
		RXD3 input	X	$\left( \begin{array}{c} 0 \end{array} \right)$	1	0	
	PL1	Input Port	X	0	) 0	0	
		Output Port	X		0	0	
		PG01 output	X		1	0	
		TXD3 output	X	$ \bigcirc \uparrow $	0	1	
		TXD3 (open drain) output	X	_1	1	1	
	PL2	Input Port	$(\mathbf{x})$	> 0	0	0	
		Output Port	×	1	0	0	
		PG02 output	X	1	1	0	
		SCLK3/CTS3 input	))X	0	( <b>0</b> )	$\square$	
		SCLK3 output	X	1 <	Ō		
	PL3	Input Port	Х	0	0	0	
		Output Port	Х	(1)	0	0	
		PG03 output	Х	V.	<u>))</u> 1	0	
		TA7OUT	X		1	1	
	PL4	Input Port	<b>x</b> ((	( Ó )	0	0	
		Output Port	X	S	0	0	
		PG10 output	X	1	1	0	
		HSSI1 input	X	0	0	1	
	PL5	Input Port	X//	0	0	0	
		Output Port	X	1	0	0	
		PG11 output	Х	1	1	0	
		H\$SO1 output	Х	1	0	1	
	PL6	Input Port	Х	0	0	0	
	((	Output Port	Х	1	0	0	
		PG12 output	Х	1	1	0	
		HSCLK1 output	Х	1	0	1	
	PLZ /	Input Port	Х	0	0	0	
		Output Port	Х	1	0	0	
		PG13 output	Х	1	1	0	
Port M	PM0 to PM7	Input Port/KEY IN input	Х	Ness	0	None	
	2	AN0 to AN7 input	Х	None	1		
Port N 🐼	PN0 to PN2		Х		0		
		AN8 to AN10 input	Х		1	None	
	PN3	Input Port/ ADTRG	Х	None	0		
$/ \bigcirc$		AN11 input	Х		1		
	X			1	<u> </u>	I	

Table 3.5.2	I/O Port and Specifications	(7/7)
10010 0.0.2		(,,,,

	Input buffer state table (1/3)														
						-	ouffer sta	te 🔨							
						HALT s	IALT state								
			CP	U					STOP		STOP				
			Opera						$\left( \right)$	5					
	Input	ate	sta		IDL	.E2	IDLI	=1	$\langle \cdot \rangle$	2					
Port name	Function name	Reset state					$\sim$	$( \bigcirc /$	<drv< td=""><td>E&gt; = 1</td><td><drv< td=""><td>′E&gt; =0</td></drv<></td></drv<>	E> = 1	<drv< td=""><td>′E&gt; =0</td></drv<>	′E> =0			
	namo	est	c	0	_	0			2	0	<u>د</u>				
		Ř	p tio	eut	p tio	put ∍tup	p ctio	out ∍tur	p ctio	eut	p ctio	put ∍tup			
			At function setup	At input port setup	At function setup	At input port setup	At function setup	At input port setup	At function setup	At input port setup	At function setup	At input port setup			
			At 1 \$	A	At 1	Pol	¥,	A lo	At 1	A	Ati	A			
D0 to D7	D0 to D7	OFF		_	OFF	- <	OFF	-	OFF	$A \cap$	OFF				
		UFF	by d.	_	UFF	-		_		7	OFF	-			
P10 to P17	D8 to D15	OFF	ON by externa I read.	ON	OFF	OFF	OFF	OFF	OFF	OFE	OFF	OFF			
		<b>U</b> . 1	∪ ã =	0.1		<u></u>	J7'	$\diamond$		7/5					
P60 to P67	A16 to A23	OFF	OFF	ON	OFF	QFF	OFF	OFF	QFE	OFF	OFF	OFF			
P71 to P72					20	$\langle \rangle$			2	$\sim$					
P74 to P76	-	ON	-	ON	24	OFF	-	OFE		OFF	-	OFF			
(*1)						~			$\square$						
P73	-	ON	-	ON	$\langle \mathcal{F} \rangle$	OFF	()	OFF	<u> </u>	OFF	-	OFF			
P77	WAIT	ON	ON	ON	OFF	OFF	OFF	ØFF	OFF	OFF	OFF	OFF			
P80 to P85	_	ļ		$\mathcal{A}()$	$\searrow$	-//			1	1	1				
P86	BUSRQ	ON	ON	ON	ΟŇ	QFE	ON	OFF	ON	OFF	OFF	OFF			
P87	-	ON	- ( (	ON	× -	OFF	<u> </u>	OFF	_	OFF	_	OFF			
P90 to P96	_			$\bigcirc$			ontrols by		1						
PA0	RXD0	ON	ON	ON	ON	QFF	ON	OFF	ON	OFF	OFF	OFF			
PA1	-	ON	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF			
PA2	SCLK0/ CTS0	ON	ON	ON	ON	OFF	ON	OFF	ON	OFF	OFF	OFF			
PA3	RXD1	ON	<b>ON</b>	ON	ON	OFF	ON	OFF	ON	OFF	OFF	OFF			
PA4	- / (	ON	ØFF	ON	ØFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF			
PA5	SCLK1/ CTS1	ON	ON	ON	ON	OFF	ON	OFF	ON	OFF	OFF	OFF			
PC0	SDA0	QN	ON	ON	OŅ	OFF	ON	OFF	ON	OFF	OFF	OFF			
PC1	SI0/SCL0	ON	ON	QN	ON	OFF	ON	OFF	ON	OFF	OFF	OFF			
PC2	< SCK0	ON	ON	ON	ON	OFF	ON	OFF	ON	OFF	OFF	OFF			
PC3	SDA1	ON	ON	ON	ON	OFF	ON	OFF	ON	OFF	OFF	OFF			
PC4	SI1/SCL1	ON	ON	ON	ON	OFF	ON	OFF	ON	OFF	OFF	OFF			
PC5	SCK1	ON	QN	ON	ON	OFF	ON	OFF	ON	OFF	OFF	OFF			
PD0	HSSI0	ON	ON	ON	ON	OFF	ON	OFF	ON	OFF	OFF	OFF			
PD1 to PD2		/ ON ( (	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF			
PD3	RXD2	ON	ON	ON	ON	OFF	ON	OFF	ON	OFF	OFF	OFF			
PD4	-	ÓŃ	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF			
PD5	SCLK2/ CTS2	ON	> ON	ON	ON	OFF	ON	OFF	ON	OFF	OFF	OFF			

Input buffer state table (1/3)

			11	iput bui	fer state		,					
		 			1		ouffer stat	e	$\sim$			
						HALT s	state		$\sim$			
			CF	νU					STOP	$\sim$	STOP	
			Oper			-		_,	(	7(		
	Input	ate	sta		IDL	.E2	IDLE	=1		シ		
Port name	Function	t st					~	(()	<drvi< td=""><td>F&gt; = 1</td><td></td><td>/E&gt; =0</td></drvi<>	F> = 1		/E> =0
	name	Reset state		1					$\bigcirc$			1
		Re	ion	t d	ion	th d	io	+ 5	ion	th d	ion	nt d
			functio setup	At input ort setup	functio setup	inpı set	functio	set	functio	At input ort setup	functio setup	inpı set
			At function setup	At input port setup	At function setup	At input port setup	At function setup	At input port setup	At function setup	At input port setup	At function setup	At input port setup
			A	d	A	d		d	4	d	A	d
PF0	TA0IN	ON	ON	ON	ON	OFF	ÓN	OFF	ON	ÔFF	<b>OFF</b>	OFF
	INT0					G	>			$\langle \rangle$	ON	
PF1	-	ON	OFF	ON	OFF	OFF	OFF	OFF	OFF(	OFF	OFF	OFF
PF2	TA2IN	ON	ON	ON	ON	OFF	ÓŃ	OFF	ON	-9FF	OFF	OFF
	INT1		~	· ·				0==		70	ON	0
PF3	-	ON	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
PF4	TA4IN	ON	ON	ON	QN(	OFF	ON	OFF	ON)	OFF	OFF	OFF
PF5	INT2	ON	OFF	ON	OFF	ØFF	OFF	OFF	OFF	OFF	ON OFF	OFF
PF5 PF6	TA6IN	ON	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
FFU	INT3	ON	UN					UFF		OFF	OFF	UFF
PJ0 to PJ7		ON	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
PK0	TB0IN0	ON	ON /	ON	ON	OFF	ON	OFF	ON	OFF	OFF	OFF
	INT4	0.1	(	$\left( \begin{array}{c} \\ \end{array} \right)$				7			ON	<u> </u>
PK1	TB0IN1	ON	ON-	ON	ON	OFF	ON	OFF	ON	OFF	OFF	OFF
	INT4		$\left(\begin{array}{c} \cdot \\ \cdot \end{array}\right)$	$\wedge$							ON	
PK2	TB1IN0	ON	ÓN	) ON	ON	QFE	ON	OFF	ON	OFF	OFF	OFF
	INT4			$\sim$	~		$\geq$				ON	
PK3	TB1IN1		ÓN	ON	ON	OFF	ON	OFF	ON	OFF	OFF	OFF
	INT4		$\bigcirc$		$\overline{O}$	$\sim$					ON	
PK4	TB2IN0	ON	ON	ØN	ON	OFF	ON	OFF	ON	OFF	OFF	OFF
	INT4		/			2					ON	
PK5	TB2IN1	ON	ON	ON	ON	OFF	ON	OFF	ON	OFF	OFF	OFF
	INT4					0.55		055		055	ON	055
PK6	TB3IN0	ON	ON	ON	ON	OFF	ON	OFF	ON	OFF	OFF	OFF
D1/7	INT4							000		055	ON	
PK7		ON	ON	ON	ON	OFF	ON	OFF	ON	OFF	OFF	OFF
PL0	INT4 RXD3	ON	ON	ON	ON	OFF	ON	OFF	ON	OFF	ON OFF	OFF
PL0 PL1		ON ON	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
	SCLK2/		$\left( \begin{array}{c} \\ \end{array} \right)$									
PL2	CTS2	ON	ON	ON	ON	OFF	ON	OFF	ON	OFF	OFF	OFF
PL3	-	ÓŃ	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
PL4	HSSI1	ON	ON	ON	ON	OFF	ON	OFF	ON	OFF	OFF	OFF
PL5 to PL7	-	ON	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF

Input buffer state table (2/3)
--------------------------------

			Inp	ut buffe	r state ta	able (3/3	3)					
						Input b	ouffer stat	te				
					HALT state							
Dertheare	Input	state	CF Opera sta	ation	IDL	.E2	IDLI	=1	STOP	$\mathbf{r}$	STOP	
Port name	Function name	et s					$\sim$		<drvi< td=""><td>E&gt; = 1</td><td><drve< td=""><td>=&gt;=0</td></drve<></td></drvi<>	E> = 1	<drve< td=""><td>=&gt;=0</td></drve<>	=>=0
		Reset	At function setup	At input port setup	At function setup	At input port setup	At function setup	At input port setup	At function setup	At input port setup	At function setup	At input port setup
PM0 to PM7	AN0 to AN7	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
	KEY0 to KEY7		ON		ON		<b>J</b> ON	$\diamond$	ON		ON	
PN0 to PN3	AN8 to AN11	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
PN3	ADTRG	-	ON		ÓN		ON		ON	er.	ON	

ON : The buffer is always turned on. A current flows the input buffer if the input pin is not driven. OFF : The buffer is always turned off.

: No applicable -

*1 : Port having a pull-up/pull-down resistor.

*2 : AIN input does not cause a current to flow through the buffer.

*3 : It becomes an input port after reset and an input buffer turns on during reset at AM 0= 0 and AM1= 1.

_	Output buffer state table (1/3)												
						Output	buffer sta	ate					
						HALT	state						
			CF						STOP		STOP		
				ation					$\geq$				
	Output	ate	sta		IDL	.E2	IDLI	Ξ1		$\sum$			
Port name	Function	sta							<drv< td=""><td></td><td><dd\< td=""><td>/E&gt; =0</td></dd\<></td></drv<>		<dd\< td=""><td>/E&gt; =0</td></dd\<>	/E> =0	
	name	Reset state						-6			<b>VDIN</b>	/L>=0	
		Re	uo	t d	uo	_부 머	ы 🔷	ц <u>е</u>	( <u></u> 5))	ti di	uo	н На	
			functic setup	inpı set	functio setup	inpi	functic setup	At input ort setul	functio	inpi	functio setup	At input ort setup	
			At function setup	At input port setup	At function setup	At input port setup	At function setup	At input port setup	At function setup	At input port setup	At function setup	At input port setup	
			4	<u>a</u>	,	4			-	4	,	đ	
D0 to D7	D0 to D7	OFF	. =	-	ON	_	OFF	-	OFF	-16	OFF	-	
D10 to D17	D8 to D15		ON by external write.				$\langle \langle \rangle$	$\sim$		21	$\searrow$		
P10 to P17		OFF	ON by externa write.	ON	OFF	ON	OFF	ON	OFF	QN	OFF	OFF	
			Ŭ Ū				$\langle \rangle \rangle$			D)	$\sim$		
P60 to P67	A16 to A23	ON	ON	ON	ON	ON	-ON	ON	ON	ON	ØFF	OFF	
P71	WRLL								$\sim$				
P72	WRLU				~((		~	()		$\sim$			
P73	R/ W								)				
P74	SRWR	OFF	ON	ON	ON	ON	ON	ON	ON	ON	OFF	OFF	
P75	SRLLB			G	$\left( \right)$	$\triangleright$		$\bigvee$	))				
P76	SRLUB			2(		/	$\frown$		$\sim$				
P77	_	OFF	_	ON	<u> </u>	ON	-	ON	_	ON	_	OFF	
P80	CS0	ON	(	$\bigcirc$				//					
P81	CS1	ON		$\bigcirc$	)								
P82	CS2	ON	P	$\sim$		$\sim$	~						
P83	CS3/SDCS	ON	ON	) ÓN	ON	ON	ON	ON	ON	ON	OFF	OFF	
P84	CS4	ON		$\mathcal{D}$	~		$\sim$						
	CS5 /		$/ \land$		~	$ \rightarrow $							
P85	WDTOUT	ON	$\bigcirc$		$\overline{\Omega}$	$\sim \sim$							
P86	-//	OFF	7	ÓN		<b>ON</b>	_	ON	_	ON	_	OFF	
P87	BUSAK	OFF	ON	ON	ON	ON	ON	ON	On	ON	OFF	OFF	
P90	SDWE		<		$\geq$				1	1			
P91	SDRAS	$\sim$		$\searrow$									
P92	SDCAS				$\geq$		<	-XDR>	•=1:ON				
P93	SDLLDQM	) ON	ON	ON	~		~□		=0:OFF				
P94	SDLUDQM	r	21				<r< td=""><td></td><td>-0.01 F</td><td></td><td></td><td></td></r<>		-0.01 F				
P95	SDCKE												
P96	SDCLK	$ \land ($	$\square$	$\sim$									
PA0		(QFF, \	QFF	ON	OFF	ON	OFF	ON	OFF	ON	OFF	OFF	
PA1	TXD0	OFF	ON	ON	ON	ON	ON	ON	ON	ON	OFF	OFF	
PA2	SCLK0	OFF	ON	ON	ON	ON	ON	ON	ON	ON	OFF	OFF	
PA3		OFF	ØFF	ON	OFF	ON	OFF	ON	OFF	ON	OFF	OFF	
PA4	TXD1	OFF	ON	ON	ON	ON	ON	ON	ON ON	ON ON	OFF	OFF	
PA5	SCLK1	OFF	ON	ON	ON	ON	ON	ON	UN	UN	OFF	OFF	

$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Output buffer state table (2/3)												
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $							-		ite	~			
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $							HALT	state	_				
Port name         Output name         arrow bit         Operation state         IDLE2         IDLE1         DRVE>=1         CDRVE>=0           Port name         bit         bit         bit         bit         bit         bit         construction				CF	יו					STOP	$\sim$	STOP	
Port name         Output Function name         State         IDLE2         IDLE1         CORVES = 1         CORVES = 0           Wo drugs PC         Wo drugs We										(	)2		
ID         ID <thid< th="">         ID         ID         ID<!--</td--><td></td><td></td><td>ate</td><td></td><td></td><td>IDL</td><td>E2</td><td>IDLE</td><td>E1</td><td></td><td>シ</td><td></td><td></td></thid<>			ate			IDL	E2	IDLE	E1		シ		
ID         ID <thid< th="">         ID         ID         ID<!--</td--><td>Port name</td><td></td><td>st</td><td></td><td></td><td></td><td></td><td>~</td><td>(()</td><td></td><td>F~ _ 1</td><td></td><td>/E&gt; _0</td></thid<>	Port name		st					~	(()		F~ _ 1		/E> _0
ID         ID <thid< th="">         ID         ID         ID<!--</td--><td></td><td>name</td><td>set</td><td></td><td></td><td></td><td></td><td></td><td>$\overline{\langle \cdot \rangle}$</td><td>$\Box$</td><td></td><td></td><td></td></thid<>		name	set						$\overline{\langle \cdot \rangle}$	$\Box$			
PCO         SOU/SDA0         OFF         ON         OFF         OFF           PC1         SCL0         OFF         ON			Re	uo	t d	uo	up Lt	u	hb tř	uo	h t	uo	h t
PCO         SOU/SDA0         OFF         ON         OFF         OFF           PC1         SCL0         OFF         ON				ncti itup	inpu	ncti itup	inpu	ncti etup	set	ncti	set	ncti	inpu set
PCO         SOU/SDA0         OFF         ON         OFF         OFF           PC1         SCL0         OFF         ON				t fu se	Ati	t fu se	At i ort	t fu se	Ation	t fu se	Ati	t fu se	At i ort
PC1         SCL0         OFF         ON         ON <th< td=""><td></td><td></td><td></td><td>A</td><td><u>م</u></td><td>A</td><td>d</td><td></td><td>d</td><td>A</td><td>d</td><td>A</td><td>d</td></th<>				A	<u>م</u>	A	d		d	A	d	A	d
PC2         SCK0         OFF         ON         ON <th< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>													
PC3         SO1/SDA1         OFF         ON													
PC4         SCL1         OFF         ON         ON <th< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>													
PC5         SCK1         OFF         ON         ON <th< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>/ /</td><td></td></th<>												/ /	
PD0         -         OFF         OFF         ON         OFF         ON         OFF         ON         OFF         ON         OFF         ON         <													
PD1         HSS00         OFF         ON         ON <t< td=""><td></td><td>SCK1</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>		SCK1											
PD2         HSCLK         OFF         ON         ON <t< td=""><td></td><td>-</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>		-											
PD3         -         OFF         OFF         ON         OFF         ON         OFF         ON         OFF         ON													
PD4         TXD2         OFF         ON         ON <th< td=""><td></td><td>HSCLK</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>		HSCLK											
PD5         SCLK2         OFF         ON         ON <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>													
PF0         -         OFF         OFF         ON													
PF1         TA1OUT         OFF         ON         <		SULK2											
PF2         -         OFF         OFF         ON									/ /				
PF3         TA3OUT         OFF         ON         <													
PF4         -         OFF         OFF         ON													
PF5         TA5OUT         OFF         ON         <		-											
PF6         -         OFF         ON													
PJ0         TB00UT0         OFF         ON		-		7 / 4									
PJ1         TB00UT1         OFF         ON		TBOOUTO											
PJ2TB10UT0ØFFONONONONONONONONONONONONOFFOFFPJ3TB10UT1OFFONONONONONONONONONONONONONOFFOFFPJ4TB2OUT0/ TB4OUT0OFFONONONONONONONONONONONOFFOFFPJ5TB2OUT1/ TB4OUT1OFFONONONONONONONONONOFFOFFPJ6TB3OUT0/ TB5OUT0OFFONONONONONONONONONOFFOFFPJ7TB3OUT1/ TB5OUT1OFFONONONONONONONONONOFFOFFPK0 to PK7													
PJ3TB1OUT1OFFONONONONONONONONONOFFOFFPJ4TB2OUT0/ TB4OUT0OFFONONONONONONONONONONOFFOFFPJ5TB2OUT1/ TB4OUT1OFFONONONONONONONONONONOFFOFFPJ6TB3OUT0/ TB5OUT0OFFONONONONONONONONONOFFOFFPJ7TB3OUT1/ TB5OUT1OFFONONONONONONONONONOFFOFFPK0 to PK7													
PJ4         TB2OUT0/ TB4OUT0         OFF         ON         ON <td></td>													
PJ4TB4QUT0OFFONONONONONONONOFFOFFPJ5TB2QUT1/ TB4QUT1OFFONONONONONONONONONOFFOFFPJ6TB3QUT0/ TB5QUT0OFFONONONONONONONONONOFFOFFPJ7TB3QUT1/ TB5QUT1OFFONONONONONONONONONOFFOFFPK0 to PK7						7							
PJS     TB4OUT1     OFF     ON     ON     ON     ON     ON     ON     ON     OFF     OFF       PJ6     TB3OUT0/ TB5OUT0     OFF     ON     ON     ON     ON     ON     ON     ON     ON     ON     OFF     OFF       PJ7     TB3OUT1/ TB5OUT1     OFF     ON     ON     ON     ON     ON     ON     ON     ON     OFF     OFF       PK0 to PK7     -     -     -     -     -     -     -     -	PJ4		UFF	UN	M	UN	UN	UN	UN	UN	UN	OFF	OFF
PJ6       TB3OUT0/ TB5OUT0       OFF       ON       O	P 15	TB2OUT1/		ON	ON			ON	ON		ON	OFF	OFF
PJ6     TB5OUT0     OFF     ON     ON     ON     ON     ON     ON     ON     OFF     OFF       PJ7     TB5OUT1     OFF     ON     ON     ON     ON     ON     ON     ON     ON     ON     OFF     OFF       PK0 to PK7     -     -     -     -     -     -     -	135											011	
PJ7     TB3OUT1/ TB5OUT1     OFF     ON     <	PJ6		OFF	ÓN	ON	ON	ON	ON	ON	ON	ON	OFF	OFF
PJ7 TB5OUT1 OFF ON ON ON ON ON ON ON OFF OFF PK0 to PK7					<u> </u>							<b>.</b>	
PK0 to PK7	PJ7		ØFF	ON	ON	ON	ON	ON	ON	ON	ON	OFF	OFF
	PK0 to PK7		$(\bigcirc)$	$\leftarrow$	ļ								
				$\sim$				_					
		>	~ \	$\geq$									

Output buffer state table (2/3)

			00	ilput bu	ner state		0,0)					
						Output	buffer sta	te	~			
						HALT s	state					
Port name	Output Function name	Reset state	CF Oper sta	ation	IDL	E2	IDLE	=1	STOP	)) E> = 1	STOP <drve> =0</drve>	
		Res	At function setup	At input port setup	At function setup	At input port setup						
PL0	PG00	OFF	ON	ON	ON	ON	ÓN	ON	ON	ON	<b>OFF</b>	OFF
PL1	PG01/ TXD3	OFF	ON	ON	ON	ON	ON	ON	ON	ON	ØFF	OFF
PL2	PG02/ SCLK3	OFF	ON	ON	ON	ON	ÓN	ON	ON	ON	OFF	OFF
PL3	PG03/ TA7OUT	OFF	ON	ON	ON	ON	ON	ON	ON	ON	OFF	OFF
PL4	PG10	OFF	ON	ON	ON	ON	ON	ON	ON/	ON	OFF	OFF
PL5	PG11/ HSSO1	OFF	ON	ON	ON	ON	ON	ON	ON	ON	OFF	OFF
PL6	PG12/ HSCLK1	OFF	ON	ON	ON	ON	ON	ON	ON	ON	OFF	OFF
PL7	PG13	OFF	ON	ON	ØN	ON	ON	) ON	ON	ON	OFF	OFF
PM0 to PM7	_			()			-					
PN0 to PN3	-			$\bigcirc$			- 🔨	/				

Output buffer state table (3/3)

ON : The buffer is always turned on. However, the output buffer of a specific terminal turns OFF at the time of bus release.

OFF : The buffer is always turned off.

: No applicable -

*1 : Port having a pull-up/pull-down resistor.

### 3.5.1 Port 1 (P10 to P17)

Port1 is 8-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register P1CR and function register P1FC. In addition to functioning as a general-purpose I/O port, port1 can also function as a data bus (D8 to D15). Moreover, with the combination of AM1 and AM0 shown below, Port1 is set as the following function after reset release.



Figure 3.5.1 Port 1

1					Port 1 regist				
		7	6	5	4	3	2	1	0
P1	bit Symbol	P17	P16	P15	P14	P13	P12	P11	P10
(0004H)	Read/Write				R/	W		$\geq$	
	After reset		Data	from externa	al port(Output	latch registe	er is cleared t	o "0")	
				Po	rt 1 Control re	aistor			$\bigcirc$
					1			$\left( \left( \right) \right)$	
P1CR		7	6	5	4	3	2		0
0006H)	bit Symbol	P17C	P16C	P15C	P14C	P13C	P12C	P11C	P10C
	Read/Write	0			V				0
	After reset	0	0	0	0 Refer to foll	0	0	0	0
ļ	Function				Relei to ioli		$\left( \begin{array}{c} \\ \end{array} \right)$		
	· ·								
				Por	t 1 Function r	register	72		$\langle \mathcal{A} \rangle$
	/	7	6	5	4	૱ૻૺૼ	) 2	$\bigcirc$	
P1FC	bit Symbol					$\langle \rangle$	$\langle$	$\langle \rangle$	P1E
(0007H)	Read/Write				V			$\square \bigcirc$	
	After reset							$(C \land$	0/1*
	Function				Refer to fol	owing table			))
	l					$\rightarrow$	(	77~	
					7( /		ort 1 functior	setting	
	Read-modify-wr	ita ia prahihi					FC <p1f></p1f>	S	
				к,етес.	$\sim$	- 74-		0	1
Note 2) <	P1xC> is bit X	of P1CR reg	gister.	$( \cap$		P1CR <p1xc< td=""><td></td><td>)</td><td></td></p1xc<>		)	
Note 3) A	t AM1=0 and A	MO 4 14 1		- 1.1			$\backslash \backslash / /$		Data bus
		IVIU=1, It is a	after reset P1	F=(1)	))	0		Input port	
A	t AM1=1 and A			$\sim$	) )	0	$\sim$	Input port	(D15 to D8)
A	t AM1=1 and A			$\sim$	)	0		Input port Output port	
A	at AM1=1 and A			$\sim$	))	$\wedge$			(D15 to D8)
А	t AM1=1 and A			$\sim$		$\wedge$			(D15 to D8)
A	t AM1=1 and A			$\sim$		$\wedge$			(D15 to D8)
A	t AM1=1 and A			$\sim$		$\wedge$	>		(D15 to D8)
А	t AM1=1 and A			$\sim$		$\wedge$	>		(D15 to D8)
A	at AM1=1 and A			$\sim$		$\wedge$	>		(D15 to D8)
А	at AM1=1 and A			F="0"			>		(D15 to D8)
А	at AM1=1 and A			F="0"	re 3.5.2		>		(D15 to D8)
А	at AM1=1 and A			F="0"	пе 3.5.2		>		(D15 to D8)
А	At AM1=1 and A			F="0"	re 3.5.2		>		(D15 to D8)
А	at AM1=1 and A			F="0"	re 3.5.2		>		(D15 to D8)
	At AM1=1 and A			F="0"	TTTE 3.5.2		>		(D15 to D8)
	At AM1=1 and A			F="0"	TTTE 3.5-2		>		(D15 to D8)
	At AM1=1 and A			F="0"	TTE 3.5-2		>		(D15 to D8)
	At AM1=1 and A			F="0"	re 3.5.2		>		(D15 to D8)
	At AM1=1 and A			F="0"	re 3.5.2		>		(D15 to D8)

### 3.5.2 Port 6 (P60 to P67)

Port6 is 8-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register P6CR and function register P6FC. In addition to functioning as a general-purpose I/O port, port6 can also function as an address bus (A16 to A23). Moreover, with the combination of AM1 and AM0 shown below, Port6 is set as the following function after reset release.



Figure 3.5.3 Port 6

				Port	6 register				
	/	7	6	5	4	3	2	1	0
P6	bit Symbol	P67	P66	P65	P64	P63	P62	P61	P60
(0018H)	Read/Write				R	/W	4	$\sim$	
	After reset		Data	from externa	l port(Outpu	t latch registe	er is cleared t	o "0")	
				Port 6 Co	ontrol registe	96	G		$\geq$
		7	6	5	4	3	2\\	/ )1	0
P6CR	bit Symbol	P67C	P66C	P65C	P64C	P63C	P62C	P61C	P60C
(001AH)	Read/Write				١	N	( )	>	
	After reset	0	0	0	0	0		0	0
	Function				0:Input	1:Output			$\bigcirc$
					nction regist				
		7	6	5	4	3	2 🛇		0
P6FC	bit Symbol	P67F	P66F	P65F	P64F	P63F	P62F	P61F	1 (P60F
(001BH)	Read/Write				<u> </u>	<u>N</u>	(	$\sim$	
	After reset	1	1	1		1	1	<u></u> ))	1
	Function			0:Po	rt 1:Addres	s bus(A16 to	A23)	$\square$	
	Note) Re	ad-modify		Figure 3.5 ohibited fo					

### 3.5.3 Port 7 (P71 to P77)

Port 71 to P77 is a 7-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register P7CR and function register P7FC. Moreover, P71, P72 and P74 to P76 are ports with pull-up resistance. There is an external memory interface function in addition to a general-purpose I/O port function. P71 to P77 become input mode after reset.



Figure 3.5.5 Port 7(P71,P72,P74,P75,P76)

Note) When a terminal is set as  $\overline{WRLL}$ ,  $\overline{WRLU}$ ,  $\overline{SRWR}$ ,  $\overline{SRLLB}$ ,  $\overline{SRLUB}$  and  $\overline{WAIT}$ , at the time of bus release, an output buffer is not concerned with an output setup of control register P7CR, but is turned OFF.

### (2) P73 ( R/ w )



Note) When a terminal is set as R/w, at the time of bus release, an output buffer is not concerned with an output setup of control register P7CR, but is turned OFF.

(3) P77(WAIT)



					Port 7 regist	er					
	/	7	6	5	4	3	2	1			
P7	bit Symbol	P77	P76	P75	P74	P73	P72 🔨	P71			
(001CH)	Read/Write					R/W					
	After reset		D	ata from exte	ernal port(Ou	itput latch reg	ister is set to	12)			
	Function	-		0:Pull-up register OFF - 0:Pull-up register C 1:Pull-up register ON 1:Pull-up register C							
				Port	7 Control re	egister					
		7	6	5	4	3	2	1			
P7CR	bit Symbol	P77C	P76C	P75C	P74C	P73C	P72C	P71¢	$\langle \rangle$		
(001EH)	Read/Write		-			//> w	$\overline{}$	15	$\searrow$		
	After reset	0	0	0	0	0	> 0	0	-		
	Aller lesel				0: Input	1: Output		$(\bigcirc)$	$\sim$		
				Port	7 Function r	egister	$\sim$		$\mathcal{D}$		
		7	6	5	~(4	3	2	()) 1			
P7FC	bit Symbol	P77F	P76F	P75F	P74F	P73F	_P72F_(	P71F			
(001FH)	Read/Write				$\square$	W	$\left( \left( // \right) \right)$				
	After reset	0	0	0	0 0	0		0	-		
	Function	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	-		
	FUNCTION	1: WAIT	1: SRLUB	1: SRLLB	1: SRWR	1: R/ W	1. WRLU	1: WRLL			
Por	rt 7 function se	tting	(7								

<p7xf></p7xf>	<p7xc></p7xc>	P77	P76	P75	P74	P73	P72	P71	
0	0	Input port	Input port	Input port	-				
0	1	Output port	Output port	Output port	-				
1	0//	WAIT	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	-
1	4	Reserved	7 SRLUB	SRLLB	SRWR	$R/\overline{W}$	WRLU	WRLL	-

Note 1) When using P71,P72 and P74 to P76 in input mode, built-in pull-up resistance is controlled by port7 register. When using it, making input mode ot I/O mode intermingled, a Read-modigy-write is forbidden(When at least 1 bit of input terminals exists). A setup of built-in pull-up resistance may change according to the state of an input terminal.

Note 2) Read-modify-write is prohibited for P7CR and P7FC.

Note 3) In the case of a port function, about pull-up ON/OFF, it controls by the value of P7. When using it asafunction, it controls by the value of a function.

Figure 3.5.8 Port 7 register

## TOSHIBA

3.5.4 Port 8 (P80 to P87)

P80 to P85 are a port only for outputs. P86 and P87 are general-purpose I/O ports.

There are the following functions in addition to an output and a general-purpose I/O port.

- The output function of a standard chip select signal ( $\overline{CS0}$ ,  $\overline{CS1}$ ,  $\overline{CS2}$ ,  $\overline{CS3}$ ,  $\overline{CS4}$ ,  $\overline{CS5}$ ).
- The output function of the chip select signal for SDRAM(  $\overline{\text{SDCS}}$  ).
- The I/O function of a bus release function ( $\overline{\text{BUSRQ}}$ ,  $\overline{\text{BUSAK}}$ ).
- The output function of a watchdog timer(  $\overline{\text{WDTOUT}}$  ).

These functions operate by setting the bit concerned of P8CR, P8FC and P8FC2 register. The value of each register of P8CR, P8FC, and P8FC2 is reset in "0" by the reset operation, P80 to P84 becomes an output port, P85 becomes  $\overline{WDTOUT}$  output, and P86 and P87 become the input ports. Moreover, P82 is reset in "0" as for the output latch, and P80, P81, and P83 to P87 are set in "1".

(1)  $P80(\overline{CS0})$ ,  $P81(\overline{CS1})$ ,  $P84(\overline{CS4})$ 

P80, P81, and P84 function as standard chip select signal output ( $\overline{CS0}$ ,  $\overline{CS1}$ ,  $\overline{CS1}$ ,  $\overline{CS4}$ ) besides the output port function.



# (2) P82( CS2 )

P82 functions as standard chip select signal output ( $\overline{CS2}$ ) besides the output port function.



# TOSHIBA

(3)  $P83(\overline{CS3}, \overline{SDCS})$ 

P83 functions as standard chip selection signal output ( $\overline{CS3}$ ) and chip select signal output ( $\overline{SDCS}$ ) for SDRAM besides the output port function.



## (4)P85(CS5)

P85 functions as standard chip select signal output ( $\overline{CS5}$ ) and watchdog timer signal output ( $\overline{WDTOUT}$ ) besides the output port function.



## (5)P86(BUSRQ)

P86 functions as input (BUSRQ) of the function of bus open besides the I/O port function.



## (6)P87(BUSAK)

P87 functions as output ( $\overline{\text{BUSAK}}$ ) of the function of bus open besides the I/O port function.


				Port 8	register				
		7	6	5	4	3	2	1	0
P8	bit Symbol	P87	P86	P85	P84	P83	P82	P81	P80
(0020H)	Read/Write				R	/W			
			external port	1	1	1	0 🔨	1	1
	After reset		h register is						
		set to	"1")				(	$\rightarrow$	
								$\sum r$	
				Port 8 Co	ntrol register	<u>_</u>	$\overline{\Omega}$	$\sim$	
	/	7	6	5	4	3	V Ž	7) 1	0
P8CR	bit Symbol	P87C	P86C	//	$\sim$	$\sim$	$\langle \rangle$	/	
(0021H)	Read/Write	V				((			
	After reset	0	0			$\sim$			
	Function	0: Input	1: Output					((	
							$\sim$	21	
				Port 8 Fun	ction register	$\overline{\gamma}$		4	$\supset$
		7	6	5	4	$\bigcirc$	2	$(\mathbf{Q})$	$\overline{)}$ 0
P8FC	hit Cumhal	7 P87F		985F	P84F	P83F	2 P82F	P81F	P80F
(0022H)	bit Symbol Read/Write	P0/F	P86F	POOF		N	POZE	POIF	POUF
	After reset	0	0	1 <		0	6	<u>)</u> o	0
	Allel lesel	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port
	Function	1: BUSAK	1: BUSRQ	1: <p85f2></p85f2>		1: <p83f2></p83f2>	$\square$	1: CS1	1: CS0
					<u> </u>		$\langle O \rangle$		
					$\rightarrow$ /				
	<				tion register				
	/	7	6 ((	5	4	3	2	1	0
P8FC2	bit Symbol			P85F2		P83F2	$\sim$		
(0023H)	Read/Write		$(C \land$	W		W			
	After reset			)_1		0			
	Function	G		0: CS5		0: CS3			
	1 directori	$\sim 10$	$\left( \begin{array}{c} \\ \end{array} \right)$	1: WDTOUT		1: SDCS			
		$\bigcirc$	$\bigcirc$	~ ((	7/				
			7.	$\leq$ (	$\langle O \rangle$	♦			
		→ P85 funct	-			P83 functio			
		<p85f< td=""><td>&gt; 0</td><td>$\langle - \rangle$</td><td>1</td><td><p83f></p83f></td><td>0</td><td>1</td><td></td></p85f<>	> 0	$\langle - \rangle$	1	<p83f></p83f>	0	1	
	$\land \land$	<p85f2></p85f2>		<u> </u>		<p83f2></p83f2>			-
	$\sum$	0	Port		:S5	0	Port	CS	3
	$\sim$	<u></u>	Reserve	ed WD	TOUT	1	Reserved	SDC	S
	( )		91						
$\langle \rangle$	$(\bigcirc)$			>					
to 1) Roa	d-modify-wr		hited for E		C and D8	EC2			

Note 1) Read-modify-write is prohibited for P8CR, P8FC and P8FC2.

Note 2) Don't do "1" to P8<P82> register in the write before setting P82 to CS2 after releasing reset.

The period when (P8FC<P82F>=1) that sets the function register after the value of the output latch of P82 is made "1" (P8<P82>=1) and the output are not normally output exists and it is likely not to operate correctly.

Note 3) Use and set word instruction (LDW (P8FC),xxxxH) when you set P82 as  $\overline{CS2}$ .

Figure 3.5.15 Port 8 register

### 3.5.5 Port 9 (P90 to P96)

P90 to P96 are a port only for outputs.

There are the following functions in addition to an output port.

- The output function of a SDRAM controller
  - (SDWE, SDRAS, SDCAS, SDLLDQM, SDLUDQM, SDCKE, SDCLK).

These functions operate by setting the bit concerned of P9FC register. The value of P9FC<P95:P90 > is reset in "0" by the reset operation, and P95 to P90 becomes an output port. The value of P9FC<P96F > is set in "1", and P96 becomes SDCLK function output. Moreover, all bits of the output latch are set in "1". Port 9 can bitting set the output in HALT. It sets it by the P9DR register.



# TOSHIBA



					Port 9 registe	ər			
	/	7	6	5	4	3	2	1	0
P9	bit Symbol		P96	P95	P94	P93	P92	P91	P90
(0024H)	Read/Write			-		R/W	•	$\frown$	
	After reset		1	1	1	1	1	>h	1
				Port	9 Function re	egister	G		$\geq$
		7	6	5	4	3	2 ((/	/ 5)1	0
P9FC	bit Symbol		P96F	P95F	P94F	P93F	P92F	P91F	P90F
(0027H)	Read/Write					W	$(\bigcirc)$		
	After reset		1	0	0	0	$\langle \mathbf{Q} \rangle$	0	0
	Eurotion		0:Port	0:Port	0:Port	0:Port	0:Port	0:Port	0:Port
	Function		1:SDCLK	1:SDCKE	1:SDLUDQM	1:SDLLDQM	1: SDCAS	1: SDRAS	1: SDWE
				Po	rt 9 Drive reg	ister	$\rangle$	$\sim$	
		7	6	5	4	3	2	AC	0
P9DR	bit Symbol		P96D	P95D	P94D	P93D	P92D	P91D	P90D
(0025H)	Read/Write				$\lambda()$	R/W	( (		
,	After reset		1	1	L	1	1		1
	Function		0: The i	nside of HA	LT is high im	pedance、	1: The inside	of HALT is a	also driven
	<ul> <li>Set the set of the s</li></ul>	he state of executing a comes effect	the pin expe "HALT" com trive in all the is shown in t	ected before mand. standby m	odes that hav tables.	command a ve three kinc	as a register. Is.(IDLE2,IDL	E1, or STOP	mode) signal before the mode of
lote) Rea	ad-modify-w	rite is pro	phibited for	or P9FC.		)			
	$\sim 7$		Figure	3.5.18	Port 9 regi	ster			
		J (7	2		~				
	$\rightarrow$			/					

# 3.5.6 Port A (PA0 to PA5)

Port A is an 6-bit general-purpose I/O port.

PA1 and PA4 can be set as an open drain output.

There are the following functions in addition to an I/O port.

- The I/O function of the serial cannel 0(RXD0, TXD0, SCLK0/CTS0).
- The I/O function of the serial cannel 1(RXD1, TXD1, SCLK1/CTST).

These functions operate by setting the bit concerned of PACR, PAFC and PAFC2 register. All the bits of PACR, PAFC and PAFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".

## (1)PA0(RXD0),PA3 (RXD1)

PA0 and PA3 have a function as a RXD input of the serial channel 0 and 1 in addition to an I/O port.



(2)PA1(TXD0),PA4 (TXD1)

PA1 and PA4 have a function as a TXD output of the serial channel 0 and 1 in addition to an I/O port.

Moreover, when using it as an TXD output of the serial bus interfaces 0 and 1, the output buffer has the open drain function in which a program is possible. An open drain function can be set up by the PAFC<PA1F,PA4F> and PACR<PA1C,PA4C> register.



(3)PA2(CTS0,SCLK0),PA5(CTS1,SCLK1)

PA2 and PA5 have a function as an  $\overline{CTS}$  input or SCLK I/O in addition to the I/O port.



						ort A register					
	/		7	6	5	4	3	2		1	0
PA	bit Syn	nbol 🖊	<u> </u>	/	PA5	PA4	PA3	PA2	P	PA1	PA0
(0028H)	Read/V	Vrite						R/W			,
	After re	eset			D	ata from exter	nal port(Ou	tput latch	register is	set to '	'1")
					Port A	Control registe	er	. (			>
			7	6	5	4	3	2	$\langle V \rangle$	)1	0
PACR	bit Syn	nbol			PA5C	PA4C	PA3C	PA2C	× P/	A1C	PA0C
(002AH)						* *		W	15		
					0	0	0	0	ノ	0	0
	After re	eset					Refer to f	ollowing ta	able	(	$\sim$
							$\leq l$	$\sim$		2	$\langle \ \rangle$
					Port A F	Function regist	er	$\langle \rangle$	~	8	
			7	6	5	4	3	2	$\sim$	$\mathbf{Y}_{\mathbf{z}}$	<u> </u>
PAFC	bit Sym	nbol		/	PA5F	PA4F	PA3F	PA	2F R	A1F	PAOF
(002BH)								W	R	$\overline{\langle}$	<u> </u>
	After re	eset			0	$\langle 0 \rangle$	<b>D</b> 0	0		0	0
	Funct	tion					Refer to	following t	table 🧹	/	
		i			Port A F	unction registe	r 2	$\sim$			
				0		<u> </u>				4	
			7	6	5	4	3	2		1	0
	bit Sym		7	6	5	PA4F2			₽/	A1F2	0
	Read/V	Vrite	7	6	5	PA4F2 W			₽/	A1F2 W	0
		Vrite	7	6		PA4F2 W 0			<u>Р</u> /	A1F2 W 0	0
	Read/V After re	Vrite eset	7	6	5	PA4F2 W 0 Refer to		2	P/	A1F2 W 0 er to	0
	Read/V	Vrite eset	7	6		PA4F2 W 0		2	P/	A1F2 W 0 er to owing	0
² ort A func	Read/V After re Funct	Vrite eset tion	7	6		PA4F2 W 0 Refer to following table		2	P/ Refe	A1F2 W 0 er to owing	0
Port A func	Read/V After re Funct	Vrite eset tion	7 PA5		5 PA4	PA4F2 W 0 Refer to following			P/ Refe	A1F2 W 0 er to owing	0
	Read/V After re Funct	Vrite eset tion				PA4F2 W 0 Refer to following table	3	2	Refu	A1F2 W 0 er to owing e	
<paxf2></paxf2>	Read/V After re Funct	Vrite eset tion ng <paxc></paxc>	PA5		PA4	PA4F2 W 0 Refer to following table PA3	3 	2 tt	P/ Refe follo table	A1F2 W 0 er to owing e	PA0
<paxf2></paxf2>	Read/V After re Funct ction settir <paxf> 0</paxf>	Vrite eset tion ng <paxc> 0</paxc>	PA5 Input port		PA4 nput port	PA4F2 W 0 Refer to following table PA3 Input port	3     PA     Input po	2 rt II ort C	P/ Refe follo table PA1	A1F2 W 0 er to owing e	PA0 ut port tput port
<paxf2> 0 0</paxf2>	Read/V After re Funct ction settir <paxf> 0 0</paxf>	Vrite esset ion ng <paxc> 0 1</paxc>	PA5 Input port Output po		PA4 nput port	PA4F2 W 0 Refer to following table PA3 Input port Output port	PA Input po Output p	2 rt li iTS0 F	P/ Refu follo table PA1 nput port	A1F2 W 0 er to owing e lnp Ou RX	PA0 ut port tput port
<paxf2> 0 0 0</paxf2>	Read/V After re Funct ction settir <paxf> 0 0 1</paxf>	Vrite eset ion sec vPAxC> 0 1 0	PA5 Input port Output por SCLK1/ C1	1 rt ( 1 1 1	PA4 nput port Dutput port Reserved	PA4F2 W 0 Refer to following table PA3 Input port Output port RXD1	PA Input po Output p ScLK0/0	2 rt    int C TS0 F 1	PA1 PA1 PA1 PA1 PA1 Reserved	A1F2 W 0 er to owing e lnp Ou RX	PA0 ut port tput port D0
<paxf2> 0 0 0 0 0 1</paxf2>	Read/V After re Funct ction settin <paxf> 0 0 1 1 1</paxf>	Vrite esset ion ng <paxc> 0 1 0 1 0</paxc>	PA5 Input port Output por SCLK1/ C1		PA4 nput port Dutput port Reserved XD1(O.D Dis) Reserved	PA4F2 W 0 Refer to following table PA3 Input port Output port RXD1	PA Input po Output p ScLK0/0	2 rt II ort C TTSO F T F	PA1 PA1 PA1 PA1 PA1 PA1 PA1 Reserved CXD0(O.D D Reserved	A1F2 W 0 er to owing e lnp Ou RX	PA0 ut port tput port D0
0 0 0 0	Read/V After re Funct ction settir <paxf> 0 0 1 1</paxf>	Vrite esset ion sect con cPAxC> 0 1 0 1 0	PA5 Input port Output por SCLK1/ C1		PA4 nput port Dutput port Reserved (XD1(O.D Dis)	PA4F2 W 0 Refer to following table PA3 Input port Output port RXD1	PA Input po Output p ScLK0/0	2 rt li TTSO F F F	PA1	A1F2 W 0 er to owing e lnp Ou RX	PA0 ut port tput port D0
<paxf2> 0 0 0 0 1 1</paxf2>	Read/V       After re       Funct       ction settir <paxf>       0       0       1       0       0       0</paxf>	Vrite esset ion ng <paxc> 0 1 0 1 0</paxc>	PA5 Input port Output por SCLK1/ C1		PA4 nput port Dutput port Aeserved Reserved Reserved	PA4F2 W 0 Refer to following table PA3 Input port Output port RXD1	PA Input po Output p ScLK0/0	2 rt li TTSO F F F	PA1 Refe folic table PA1 nput port Dutput port Reserved Reserved Reserved	A1F2 W 0 er to owing e lnp Ou RX	PA0 ut port tput port D0

Port A register

Note 1) Read-modify-write is prohibited for PACR, PAFC and PAFC2.

Note 2) RXD0/1, SCLK0/1, CTS0 and CTS1 input are inputted into the serial bus interface 0 and 1 irrespective of a functional setup of a port.

Note 3) PA1 and PA4 do not have a register for 3-state/open drain setup.

Moreover, there is no open drain function at the time of an output port.

Figure 3.5.22 Port A register

3.5.7 Port C(PC0 to PC5)

Port C is an 6-bit general-purpose I/O port.

PC0, PC1, PC3 and PC4 can be set as an open drain output.

There are the following functions in addition to an I/O port.

- The I/O function of the serial bus interface 0(SO0/SDA0, SI0/SCL0, SCK0).
- The I/O function of the serial bus interface 1(SO1/SDA1, SI1/SCL1, SCK1).

These functions operate by setting the bit concerned of PCCR, PCFC and PCFC2 register. All the bits of PCCR, PCFC and PCFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".

### (1)PC0(SO0/SDA0),PC3 (SO1/SDA1)

PC0 and PC3 have a function as I/O of the serial bus interface 0 and 1 in addition to an I/O port.

Moreover, when using it as an output of the serial bus interfaces 0 and 1, the output buffer has the open drain function in which a program is possible. An open drain function can be set up by the PCFC<PC0F,PC3F> and PCCR<PC0C,PC3C> register.





(2)PC1(SI0/SCL0),PC4 (SI1/SCL1)

PC1 and PC4 have a function as I/O of the serial bus interface 0 and 1 in addition to an I/O port. Moreover, when using it as an output of the serial bus interfaces 0 and 1, the output buffer has the open drain function in which a program is possible. An open drain function can be set up by the PCFC<PC1F,PC4F> and PCCR<PC1C,PC4C> register.



(3)PC2(SCK0),PC5 (SCK1)

PC2 and PC5 have a function as I/O of the serial bus interface 0 and 1 in addition to an I/O port.



					Po	rt C register						
			7	6	5	4	3		2		1	0
PC	bit Sym	nbol			PC5	PC4	PC	3	PC2		PC1	PC0
(0030H)	Read/W	/rite						R/	W	<		
	After re	eset			D	ata from exter	nal p	ort(Outp	out latch	regis	ter is set to	) "1")
					Port C	Control regist	er			6		2
			7	6	5	4	3	5 K	2	$\nabla$	<u>)</u> 1	0
PCCR	bit Sym	nbol			PC5C	PC4C	PC		PC2C	$\nabla$	PC1C	PC0C
(0032H)	Read/W							V	105	$\overline{\Box}$	>	_!
					0	0	0		0	ノバ	0	0
	After re	eset					Ref	er to foll	owing ta	able		$\bigcirc$
					Port C F	Function regis	ter		$\rightarrow$			
PCFC			7	6	5	4	$\mathbb{V}$	3))	2	$\bigcirc$		0
0033H)	bit Sym	bol		/	PC5F	PC4F	F	C3F	PC2	2F	PG1F	PC0F
	Read/W	/rite				20		> v	N	6		
	After re	set			0			0	0	((	0	0
	Functi	on					Ret	fer to fol	lowing t	able	$\sim$	·
						unction registe	er 2			9	)	
	<u> </u>		7	6	5	4	$\langle \cdot \rangle$	3	2		1	0
	bit Sym			$\rightarrow$	( )	PC4F2		C3F2	H		PC1F2	PC0F2
PCFC2	Read/W				$\searrow$		+	W	Ň-		W	W
0031H)	After re			(		0 Defecto fe		0			0 Defecto fr	
ort C func	Functi	•	_ (7)		9	Refer to fol			;			ollowing table
<pcxf2></pcxf2>	<pcxf></pcxf>	<pcxc></pcxc>	PC5	P	PC4	PC3		PC2	2	P	°C1	PC0
0	0	Q	Input port	7 Inp	ut port	Input port		Input p	ort	Inp	ut port	Input port
0	0	N	Output port	Outp	out port	Output port		Output p	port	Out	out port	Output por
0	1	0	SCK1 input	SH	input	SO1 output(O.D	Dis)	SCK0 ir	nput	SIC	) input	SO0 output(O.E
0	1	1	SCK1 output	SCL1 I/	O(O.D Dis)	SDA1 I/O(O.D	Dis)	SCK0 ou	itput	SCL0 I	/O(O.D Dis)	SDA0 I/O(O.D
1	0	0		Res	served	Reserved		$\backslash$		Res	served	Reserved
1	0	$\searrow$		Res	served	Reserved				Res	served	Reserved
1	(1)	0		Res	erved	SO1 output(O.D	Ena)		[ ]	Res	served	SO0 出力(O.D
$\langle \cdot \rangle$	$\langle \chi \rangle$	))1		SCL1. I/O	O(O.D Ena)	SDA1 I/O(O.D				SCL0 I/	O(O.D Ena)	SDA0 I/O(O.D
		d:£				PCFC and		-02				

Port C register

Note 1) Read-modify-write is prohibited for PCCR, PCFC and PCFC2.

- Note 2) SDA0/1, SCL0/1, SI0/1 and SCK0/1 input are inputted into the serial bus interface 0 and 1 irrespective of a functional setup of a port.
- Note 3) PC0, PC1, PC3 and PC4 do not have a register for 3-state/open drain setup.

Moreover, there is no open drain function at the time of an output port.

Figure 3.5.26 Port C register

### 3.5.8 Port D(PD0 to PD5)

Port D is an 6-bit general-purpose I/O port.

PD4 can be set as an open drain output.

There are the following functions in addition to an I/O port.

- The I/O function of the serial cannel 2(RXD2, TXD2, SCLK2/CTS2)
- The I/O function of the high speed channel 0(HSSI0, HSSO0, HSCLK0)

These functions operate by setting the bit concerned of PDCR, PDFC and PDFC2 register. All the bits of PDCR, PDFC and PDFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".





Figure 3.5.29 Port D(PD4)



				Port	D register				
	/		7 6	5	4	3	2	1	0
PD	bit Sym	nbol	/	PD5	PD4	PD3	PD2	PD1	PD0
(0034H)	Read/W	/rite					R/W		
	After re	eset		Dat	a from exte	rnal port(C	Dutput latch	register is set to	"1")
				Port D C	ontrol regist	ter	$\wedge$ (		~
			7 6	5	4	3	2	1	0
PDCR	bit Sym	nbol	/	PD5C	PD4C	PD3C	PD2C	PD1C	PD0C
(0036H)	Read/W	/rite					W	) [~	
	<b>A</b> fter 10			0	0	0		0	0
	After re	sei				Refer to	following ta	ble	$( \land )$
					nction regis				
PDFC (0037H)			7 6	5	4	3	2		/ )0
(00371)	bit Sym	bol		PD5F	PD4F	PD3	F PD2	F PD1F	PD0F
	Read/W	/rite			$\langle \bigcirc \rangle$		W	$(C \rightarrow )^{\vee}$	1
	After re	set		0	Q	V 0	0	0	0
	Functi	on		G	$\sim$	Refer to	o following ta	ible	
			7 6	Port D Fur	nction regist	er 2 3	2		0
	bit Sym	bol			PD4F2				$\sim$
	Read/W				W	1	V	$\neg$	
PDFC2 (0035H)	After re		(	$\overline{\gamma}$	0	$\wedge$	-		
(0000.1)	Functi				Refer to following table				
Port D func	tion settir								
<pdxf2></pdxf2>	<pdxf></pdxf>	<pdxc></pdxc>	PD5	PD4	PD3		PD2	PD1	PD0
0	0	0	Input port	Input port	Input port	Inp	out port	Input port	Input port
0	0	<u>∧</u> 1	Output port	Output port	Output por	t Ou	tput port	Output port	Output port
0	1	0	SCLK2/ CTS2	Reserved	RXD2	Re	served	Reserved	HSSI0
0	)		SCLK2 output	TXD2(O.D Dis)	Reserved	ня	CLK0	HSSO0	Reserved
1	0	0		Reserved	$\square$			$\backslash$	
$\widehat{\mathbf{A}}$	0	)) ₁	$1 \setminus \subset$	Reserved			$\backslash$		
1		0	$\wedge X$	Reserved	\				
				iveseiven		$\mathbf{N}$	\		
V	$\rightarrow$	1		TXD2(O.D Ena)	1	$\mathbf{X}$			\ \

Port D register

Note 1) Read-modify-write is prohibited for PDCR, PDFC and PDFC2.

Note 2) RXD2, SCLK2 and CTS2 input are inputted into the serial bus interface 0 irrespective of a functional setup of a port.

Note 3) HSSI0 input are inputted into the high speed serial channel 0 irrespective of a functional setup of a port.

Note 4) PD4 do not have a register for 3-state/open drain setup.

Moreover, there is no open drain function at the time of an output port.

Figure 3.5.31 Port D register

#### 3.5.9 Port F (PF0 to PF6)

Port F is an 7-bit general-purpose I/O port.

There are the following functions in addition to an I/O port.

- The input function of 8-bit timer 0(TA0IN)
- The output function of 8-bit timer 1(TA1OUT)
- The input function of 8-bit timer 2(TA2IN)
- The output function of 8-bit timer 3(TA3OUT)
- The input function of 8-bit timer 4(TA4IN)
- The output function of 8-bit timer 5(TA5OUT)
- The input function of 8-bit timer 6(TA6IN)
- The input function of external interrupt(INT0 to INT3)

These functions operate by setting the bit concerned of PFCR, PFFC and PFFC2 register. All the bits of PFCR, PFFC and PFFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".



Figure 3.5.32 Port F(PF0,PF2,PF4,PF6)



				Po	ort F register				
	/	7	6	5	4	3	2	1	0
PF	bit Symbol		PF6	PF5	PF4	PF3	PF2	PF1	PF0
(003CH)	Read/Write					R/W		$\land$	
	After reset			Data from	n external po	rt(Output late	ch register is	set to "1")	
				Port F	Control regis	ster		$(\bigcirc)$	$\geq$
		7	6	5	4	3	2		0
PFCR	bit Symbol		PF6C	PF5C	PF4C	PF3C	PF2¢	PF1C	PF0C
(003EH)	Read/Write					W	$< \vee$	( ) )	
	After reset		0	0	0	0	0	0	0
					Refe	r to following	table	$\geq$	
				Port F	Function reg	ister		)	$\frown$
		7	6	5	4	3	2	1	
PFFC	bit Symbol		PF6F	PF5F	PF4F	PF3F	PF2F	PF1F	RF0F
(003FH)	Read/Write						$\searrow$		
	After reset		0	0	0	(Vø )	0 <	d C	
	Function				Refe	r to following	table	$\nabla$	
				Port F F	unction regis	ster 2		$\sim$	, C
		7	6	5	~4	3	2	$\langle \rangle$	0
PFFC2	bit Symbol		PF6F2		PF4F2		PF2F2	$\leq$	PF0F2
(003DH)	Read/Write		W	(	W		(w//	$\Diamond$	W
	After reset		0	6	0			$\mathcal{O}$	0
			Refer to		Refer to		Refer to		Refer to
	Function		following		following	$\langle \langle \rangle$	following		following
			table	( )	table		table		table
				$\langle \langle \rangle \rangle$			$\backslash \vee /$		

#### Port F register

# Port F function setting

	anouon	<u> </u>							
<pfx2></pfx2>	<pfxf></pfxf>	<pfxc></pfxc>	PF6	RF5	PF4	PF3	PF2	PF1	PF0
0	0	0	Input port	Input port	Input port	Input port	Input port	Input port	Input port
0	0	1	Output port	Output port	Output port	Output port	Output port	Output port	Output port
0	1	0//	TA6IN	Reserved	TA4IN	Reserved	TA2IN	Reserved	TA0IN
0	1	$\uparrow$	Reserved	TA5OUT	Reserved	TA3OUT	Reserved	TA1OUT	Reserved
1	0	0	Reserved	$\backslash$	Reserved		Reserved	$\backslash$	Reserved
1	0	1	Reserved		Reserved	$\sim$	Reserved		Reserved
1	1 <	$\sqrt{0}$	INT3		INT2		INT1		INT0
1	1	$\langle \cdot \rangle$	Reserved		Reserved		Reserved		Reserved
	-			(//				· · · ·	

RA

Note 1) Read-modify-write is prohibited for PFCR,PFFC and PFFC2. Note 2) TAOIN, TA2IN, TA4IN and TA6IN input is inputted into the 8-bit timer TMRA0 to TMRA6 irrespective of a functional setup of a port.

Figure 3.5.34 Port F register

### 3.5.10 Port J (PJ0 to PJ7)

Port J is an 8-bit general-purpose I/O port.

There are the following functions in addition to an I/O port.

- The output function of 16-bit timer 0(TB0OUT0, TB0OUT1)
- The output function of 16-bit timer 1(TB1OUT0, TB1OUT1)
- The output function of 16-bit timer 2(TB2OUT0, TB2OUT1)
- The output function of 16-bit timer 3(TB3OUT0, TB3OUT1)
- The output function of 16-bit timer 4(TB4OUT0, TB4OUT1)
- The output function of 16-bit timer 5(TB5OUT0, TB5OUT1)

These functions operate by setting the bit concerned of PJCR, PJFC and PJFC2 register. All the bits of PJCR, PJFC and PJFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".





				Po	rt J register				
	/	7	6	5	4	3	2	1	0
PJ	bit Symbol	PJ7	PJ6	PJ5	PJ4	PJ3	PJ2	PJ1	PJ0
(004CH)	Read/Write				R/	W		$\wedge$	
	After reset		Dat	ta from exterr	nal port(Outp	out latch regis	ster is set to	"1")	
				Port J	Control regis	ster		$(\bigcirc)$	$\geq$
		7	6	5	4	3	2		0
PJCR	bit Symbol	PJ7C	PJ6C	PJ5C	PJ4C	PJ3C	PJ2C	PJ1C	PJ0C
(004EH)	Read/Write				V	V	$\bigcirc$ $\land$	$\langle \rangle \rangle$	
	After reset				(	0	$\geq$		
					Refer to fol	lowing table	$\left( \left( \right) \right)$	$\geq$	
				Port J F	unction regi	ster		)	$\frown$
		7	6	5	4	3	2	1	
PJFC	bit Symbol	PJ7F	PJ6F	PJ5F	PJ4F	PJ3F	PJ2F	PJ1F	RJ0F
(004FH)	Read/Write				V	NATA	$\searrow$	6	
	After reset	0	0	0	0	(Vø)	0 <	b d 🔾	
	Function				Refer to fol	lowing table		1	
				Port J Fu	unction regis	ter 2		$\sim$	
		7	6	5	~4	3	2	$\langle 1 \rangle$	0
PJFC2	bit Symbol	PJ7F2	PJ6F2	PJ5F2	PJ4F2		$\backslash$	$\searrow$	
(004DH)	Read/Write		V	V (	$\bigcirc$		((7/	$\land$	
	After reset	0	0	0	0			$\mathcal{O}$	
	Function		Refer to foll	lowing table	$\sim$		$\overline{)}$		
Port J fu	nction settir	ng		()	$\rightarrow$				

<u> </u>	on Jiu	nction s	setting								
	<pjx2></pjx2>	<pjxf></pjxf>	<pjxc></pjxc>	PJ7	PJ6	PJ5	PJ4	PJ3	PJ2	PJ1	PJ0
	0	0	0	Input port	Input port	Input port	Input port				
	0	0	1	Output port	Output port	Output port	Output port				
	0	1	0	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
	0	1	1	TB3OUT1	TB3OUT0	TB2OUT1	TB2OUT0	TB1OUT1	TB1OUT0	TB0OUT1	TB0OUT0
	1	0	ø	Reserved	Reserved	Reserved	Reserved				
ſ	1	0	$\sim$	Reserved	Reserved	Reserved	Reserved	$\backslash$	$\backslash$	$\backslash$	
ſ	1	1	0	Reserved	Reserved	Reserved	Reserved				
ſ	1	1	ູ1	TB5OUT1	TB5OUT0	TB4OUT1	TB4OUT0				

Note ) Read-modify-write is prohibited for PJCR,PJFC and PJFC2.

Figure 3.5.37 Port J register

### 3.5.11 Port K (PK0 to PK7)

Port K are a port only for inputs.

There are the following functions in addition to an input port.

- The input function of 16-bit timer 0(TB0IN0, TB0IN1)
- The input function of 16-bit timer 1(TB1IN0, TB1IN1)
- The input function of 16-bit timer 2(TB2IN0, TB2IN1)
- The input function of 16-bit timer 3(TB3IN0, TB3IN1)
- The input function of external interrupt(INT4 to INTB)

These functions operate by setting the bit concerned of PKFC and PKFC2 register. All the bits of PKFC and PKFC2 are cleared to "0" by the reset action, and all bits serve as an input port.



1

1

INTB

						Port K reg	13101					
		/	7	6	5	4	3	2	1	0		
PK	bit Syı	mbol P	K7	PK6	PK	5 PK	4 PK	(3 PK	2 PK	I PK0		
(0050H)	Read/	Write					R			·		
	After r	eset				Data f	rom external	port				
					Po	rt K Functio	n register		((			
		/	7	6	5	4	3	2	۲ (	0		
PKFC	bit Syn	nbol Pł	(7F	PK6F	PK5	F PK4	4F PK	3F PK2	PK1	F PK0F		
(0053H)	Read/	Nrite					W		$(\vee / ))$			
	After re	eset	0	0		0	0	>0		0		
	Func	tion					Refer to following table					
					Port	t K Function	register 2		$\mathcal{D}$	$\frown$		
	$\langle$		7	6	5	4	3	2	> 1			
PKFC2	bit Syn	nbol Pł	(7F	PK6F	PK5	F PK4	1F PK	3F PK2	F PK1	F PK0F		
(0051H)	Read/\	Nrite					W(	77		$\Delta \mathcal{N}$		
	After re	eset	0	0	0	0	0	0	<u> </u>	$\cup \circ$		
	Func	tion				Refer	to following	table				
Port K fi	unction	setting				2	$\frac{1}{1}$	>	C			
Port K ft	unction <pkxf></pkxf>	setting PK7	PK6	P	K5	PK4	РКЗ	PK2	PK1	РКО		
<b>_</b>			PK6		-	PK4	PK3	PK2	PK1	PK0		
<pkxf2></pkxf2>	<pkxf></pkxf>	PK7	_		port			((	7/1			

Port K register

Note 1) Read-modify-write is prohibited for PKFC and PKFC2.

INT9

INTA

Note 2) TB0IN0/1, TB1IN0/1, TB2IN0/1 and TB3IN0/1 input is inputted into the 8-bit timer TMRB0 to TMRB3 irrespective of a functional setup of a port.

INT8

Note 3) In setting (TB0IN0 to TB3IN1) of setting (INT4 to INTB) of <PKxF2>=1 and <PKxF>=1 and <PKxF2>=0 and <PKxF>=1, the operation of the HALT release is different.

Refer to Table 3.3.6 HALT release source of 3.3.6 standby control part and the operation of the HALT release for details.

INT7

INT6

INT5

INT4



### 3.5.12 Port L (PL0 to PL7)

Port L is an 8-bit general-purpose I/O port.

PL1 can be set as an open drain output.

There are the following functions in addition to an I/O port.

- The output function of pattern generator 0(PG00 to PG03)
- The output function of pattern generator 1(PG10 to PG13)
- The I/O function of the serial cannel 3(RXD3, TXD3, SCLK3/ CTS3)
- The output function of 8-bit timer 7(TA7OUT)
- The I/O function of the high speed channel 1(HSSI1, HSSO1, HSCLK1)

These functions operate by setting the bit concerned of PLCR, PLFC and PLFC2 register. All the bits of PLCR, PLFC and PLFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".





Figure 3.5.42 Port L(PL2)



Figure 3.5.44 Port L(PL5,PL6)



							Port L	registe	r							
			7		6	ł	5	4	3		2			1		0
PL	bit Syn	nbol	PL7	F	PL6	Ρ	L5	PL4	PL	.3	PL	2	Р	L1	Р	L0
(0054H)	Read/V	Vrite							R/W			<	$\sum$			
	After re	eset			Dat	ta fro	om externa	l port(C	Dutput la	tch reg	ister is	s set to	) " <u>1</u> ")			
							Port L Cor	trol reg	jister			6		$\mathcal{D}$		
			7		6	ļ	5	4	3		2	$( \langle \rangle )$	$\langle \hat{\gamma} \rangle$	1		0
PLCR	bit Syn	nbol	PL7C	Р	L6C			PL4C	PL:		PL2	$\rightarrow \rightarrow \rightarrow$	Ξ́ΡΙ	1C	PL	.0C
(0056H)	Read/V								W		(					
			0		0		0	0	0		0		(	0		0
	After re	eset					 F	lefer to	followin	g table	$\sum$					
									4	71	$\sim$	>		1		$\overline{}$
						F	Port L Fund	tion re	gister		>		(	B	$\geq$	>
			7		6	ļ	5	4	3	$\mathbb{T}$	2	$\bigcirc$	(	$\bigcirc$	$\bigcirc$	0
PLFC	bit Syn	nbol	PL7F	Р	L6F	ΡL	5F F	PL4F	PL:	3F	PL2	2F	PL	1F	PL	0F
(0057H)	Read/V							7(	W	>		6	2	$\sum_{i}$	9	
	After re	eset	0		0		0 🔿	0	0		0	((	$\square$	) (		0
	Funct	ion					F	efer to	followin	ig table			$\sim$			
							ort L Funct	ion reg		$\frown$		Ø	)			
			7		6		5	4	23		2			1		0
PLFC2	bit Syn	nbol		PL	.6F2	PL	5F2 P	L4F2	PL3	F2	PL2	F2	PL	1F2	PL	0F2
(0055H)	Read/V	Vrite				$\sum$			-	<u>w</u>						
	After re	eset			0	$\sim$	0	0	0		<u> </u>		(	)		0
	Funct	ion			( ( '	$\sum$		Re	efer to fo	ollowing	g table					
Port L fur	oction col	tting	(	$\overline{\overline{0}}$		J		$\langle$	Ľ,	$\geq$						
<plxf2></plxf2>	<plxf></plxf>	<plxc></plxc>	PL7	X		;	PL5		PL4	PL	3	Pl	2	PL	1	PL0
0	0	0	Input po		Input po		Input port	// \	ut port	Input		Input		Input p		Input port
0	0	- V	Output	(	Output p		Output por	~	put port	Outpu			ut port	Output		Output por
0	1	0		-		_				· ·						
			Reserve	ea	Reserve	ed lot	Reserved	-	served	Rese		Rese		Reserv	ea	Reserved
0	1	1	PG13		PG12		PG11	PG		PG03		PG02		PG01		PG00
1	0	< 0	$\langle \rangle$		Reserve	ed	Reserved	HS	SI1	Rese	ved	SCLK3/	CTS3	Reserv	ed	RXD3
1	0		$1 \setminus$		HSCLK	1	HSSO1	Res	served	Rese	ved	SCLK	(3	TXD3 (O.D Dis	5)	Reserved
$\langle \uparrow \rangle$	1	))0	1 /		Reserve	be	Reserved	Res	served	Rese	ved	Rese	rved	Reserv	ed	Reserved
_1		1	$\left( \begin{array}{c} \\ \\ \end{array} \right)$		Reserve	əd	Reserved	Res	served	TA7C	UT	Rese	rved	TXD3 (O.D E	na)	Reserved
														(0.0 L	na)	

Note 1) Read-modify-write is prohibited for PLCR, PLFC and PLFC2.

Note 2) RXD3, SCLK3 and CTS3 input are inputted into the serial bus interface 3 irrespective of a functional setup of a port.

Note 3) HSSI1 input are inputted into the high speed serial channel 0 irrespective of a functional setup of a port.

Note 4) PL1 does not have a register for 3-state/open drain setup.

Moreover, there is no open drain function at the time of an output port.

Figure 3.5.46 Port L register

### 3.5.8 Port D(PD0 to PD5)

Port D is an 6-bit general-purpose I/O port.

PD4 can be set as an open drain output.

There are the following functions in addition to an I/O port.

- The I/O function of the serial cannel 2(RXD2, TXD2, SCLK2/CTS2)
- The I/O function of the high speed channel 0(HSSI0, HSSO0, HSCLK0)

These functions operate by setting the bit concerned of PDCR, PDFC and PDFC2 register. All the bits of PDCR, PDFC and PDFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".





Figure 3.5.29 Port D(PD4)



				Port	D register				
	/		7 6	5	4	3	2	1	0
PD	bit Sym	nbol	/	PD5	PD4	PD3	PD2	PD1	PD0
(0034H)	Read/W	/rite					R/W		
	After re	eset		Dat	a from exte	rnal port(C	Dutput latch	register is set to	"1")
				Port D C	ontrol regist	ter	$\wedge$ (		~
			7 6	5	4	3	2	1	0
PDCR	bit Sym	nbol	/	PD5C	PD4C	PD3C	PD2C	PD1C	PD0C
(0036H)	Read/W	/rite					W	) [~	
	<b>A</b> fter 10			0	0	0		0	0
	After re	sei				Refer to	following ta	ble	$( \land )$
					nction regis				
PDFC (0037H)			7 6	5	4	3	2		/ )0
(00371)	bit Sym	bol		PD5F	PD4F	PD3	F PD2	F PD1F	PD0F
	Read/W	/rite			$\langle \bigcirc \rangle$		W	$(C \rightarrow )^{\vee}$	1
	After re	set		0	Q	V 0	0	0	0
	Functi	on		G	$\sim$	Refer to	o following ta	ible	
			7 6	Port D Fur	nction regist	er 2 3	2	1	0
	bit Sym	bol			PD4F2				$\sim$
	Read/W				W	1	V	$\neg$	
PDFC2 (0035H)	After re		(	$\overline{\gamma}$	0	$\wedge$	-		
(0000.1)	Functi				Refer to following table				
Port D func	tion settir								
<pdxf2></pdxf2>	<pdxf></pdxf>	<pdxc></pdxc>	PD5	PD4	PD3		PD2	PD1	PD0
0	0	0	Input port	Input port	Input port	Inp	out port	Input port	Input port
0	0	<u>∧</u> 1	Output port	Output port	Output por	t Ou	tput port	Output port	Output port
0	1	0	SCLK2/ CTS2	Reserved	RXD2	Re	served	Reserved	HSSI0
0	)		SCLK2 output	TXD2(O.D Dis)	Reserved	ня	CLK0	HSSO0	Reserved
1	0	0		Reserved	$\square$			$\backslash$	
$\widehat{\mathbf{A}}$	0	)) ₁	$1 \setminus \subset$	Reserved			$\backslash$		
1		0	$\wedge X$	Reserved	\				
				iveseiven		$\mathbf{N}$	\		
V	$\rightarrow$	1		TXD2(O.D Ena)	1	$\mathbf{X}$			\ \

Port D register

Note 1) Read-modify-write is prohibited for PDCR, PDFC and PDFC2.

Note 2) RXD2, SCLK2 and CTS2 input are inputted into the serial bus interface 0 irrespective of a functional setup of a port.

Note 3) HSSI0 input are inputted into the high speed serial channel 0 irrespective of a functional setup of a port.

Note 4) PD4 do not have a register for 3-state/open drain setup.

Moreover, there is no open drain function at the time of an output port.

Figure 3.5.31 Port D register

#### 3.5.9 Port F (PF0 to PF6)

Port F is an 7-bit general-purpose I/O port.

There are the following functions in addition to an I/O port.

- The input function of 8-bit timer 0(TA0IN)
- The output function of 8-bit timer 1(TA1OUT)
- The input function of 8-bit timer 2(TA2IN)
- The output function of 8-bit timer 3(TA3OUT)
- The input function of 8-bit timer 4(TA4IN)
- The output function of 8-bit timer 5(TA5OUT)
- The input function of 8-bit timer 6(TA6IN)
- The input function of external interrupt(INT0 to INT3)

These functions operate by setting the bit concerned of PFCR, PFFC and PFFC2 register. All the bits of PFCR, PFFC and PFFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".



Figure 3.5.32 Port F(PF0,PF2,PF4,PF6)



	Port F register										
	/	7	6	5	4	3	2	1	0		
PF	bit Symbol		PF6	PF5	PF4	PF3	PF2	PF1	PF0		
(003CH)	Read/Write		R/W								
	After reset		Data from external port(Output latch register is set to "1")								
	Port F Control register										
PFCR (003EH)		7	6	5	4	3	2		0		
	bit Symbol		PF6C	PF5C	PF4C	PF3C	PF2¢	PF1C	PF0C		
	Read/Write		w (\( ))								
	After reset		0	0	0	0	0	<u> </u>	0		
	Refer to following table										
Port F Function register											
		7	6	5	4	3	2	1			
PFFC	bit Symbol		PF6F	PF5F	PF4F	PF3F	PF2F	PF1F	RFOF		
(003FH)	Read/Write										
	After reset										
	Function		Refer to following table								
				Port F F	unction regis	ster 2		$\sim$	,		
		7	6	5	~4	3	2	$\langle \rangle$	0		
PFFC2 (003DH)	bit Symbol		PF6F2		PF4F2		PF2F2	$\leq$	PF0F2		
	Read/Write		W		W		(w//	$\land$	W		
	After reset		0	(	0		$\sqrt{0}$	0	0		
			Refer to		Refer to		Refer to		Refer to		
	Function		following		following	$\langle \langle \rangle$	following		following		
			table	(( ))	table		table		table		
				$\langle \langle \rangle \rangle$			$\langle \vee \rangle$				

#### Port F register

# Port F function setting

	anouon	3							
<pfx2></pfx2>	<pfxf></pfxf>	<pfxc></pfxc>	PF6	RF5	PF4	PF3	PF2	PF1	PF0
0	0	0	Input port	Input port	Input port	Input port	Input port	Input port	Input port
0	0	1	Output port	Output port	Output port	Output port	Output port	Output port	Output port
0	1	0	TA6IN	Reserved	TA4IN	Reserved	TA2IN	Reserved	TA0IN
0	1	$\sim$	Reserved	TA5OUT	Reserved	TA3OUT	Reserved	TA1OUT	Reserved
1	0	0	Reserved	$\backslash$	Reserved		Reserved	$\backslash$	Reserved
1	0	1	Reserved		Reserved	$\sim$	Reserved		Reserved
1	1 <	$\sim$	INT3		INT2		INT1		INT0
1	1	$\leq$	Reserved		Reserved		Reserved		Reserved
· ·			Lisservou	(7	1.0001100		1.0001100	\ <b>`</b>	110001100

RA

Note 1) Read-modify-write is prohibited for PFCR,PFFC and PFFC2. Note 2) TAOIN, TA2IN, TA4IN and TA6IN input is inputted into the 8-bit timer TMRA0 to TMRA6 irrespective of a functional setup of a port.

Figure 3.5.34 Port F register
#### 3.5.10 Port J (PJ0 to PJ7)

Port J is an 8-bit general-purpose I/O port.

There are the following functions in addition to an I/O port.

- The output function of 16-bit timer 0(TB0OUT0, TB0OUT1)
- The output function of 16-bit timer 1(TB1OUT0, TB1OUT1)
- The output function of 16-bit timer 2(TB2OUT0, TB2OUT1)
- The output function of 16-bit timer 3(TB3OUT0, TB3OUT1)
- The output function of 16-bit timer 4(TB4OUT0, TB4OUT1)
- The output function of 16-bit timer 5(TB5OUT0, TB5OUT1)

These functions operate by setting the bit concerned of PJCR, PJFC and PJFC2 register. All the bits of PJCR, PJFC and PJFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".





				Po	rt J register				
	/	7	6	5	4	3	2	1	0
PJ	bit Symbol	PJ7	PJ6	PJ5	PJ4	PJ3	PJ2	PJ1	PJ0
(004CH)	Read/Write				R/	W		$\wedge$	
	After reset		Dat	ta from exterr	nal port(Outp	out latch regis	ster is set to	"1")	
				Port J	Control regis	ster		( )	$\geq$
		7	6	5	4	3	2		0
PJCR	bit Symbol	PJ7C	PJ6C	PJ5C	PJ4C	PJ3C	PJ2C	PJ1C	PJ0C
(004EH)	Read/Write				V	V	$\bigcirc$ $\land$	$\langle \rangle \rangle$	
	After reset				(	0	$\geq$		
					Refer to fol	lowing table	$\left( \left( \right) \right)$	$\geq$	
				Port J F	unction regi	ster		)	$\frown$
		7	6	5	4	3	2	1	
PJFC	bit Symbol	PJ7F	PJ6F	PJ5F	PJ4F	PJ3F	PJ2F	PJ1F	RJ0F
(004FH)	Read/Write				V	NATA	$\searrow$	6	
	After reset	0	0	0	0	(Vø)	0 <	b d 🔾	
	Function				Refer to fol	lowing table		1	
				Port J Fu	unction regis	ter 2		$\sim$	
		7	6	5	~4	3	2	$\langle 1 \rangle$	0
PJFC2	bit Symbol	PJ7F2	PJ6F2	PJ5F2	PJ4F2		$\backslash$	$\searrow$	
(004DH)	Read/Write		V	V (	$\bigcirc$		((7/	$\land$	
	After reset	0	0	0	0			$\mathcal{O}$	
	Function		Refer to foll	lowing table	$\sim$		$\overline{)}$		
Port J fu	nction settir	ng		()	$\rightarrow$				

<u> </u>	on Jiu	nction s	setting								
	<pjx2></pjx2>	<pjxf></pjxf>	<pjxc></pjxc>	PJ7	PJ6	PJ5	PJ4	PJ3	PJ2	PJ1	PJ0
	0	0	0	Input port	Input port	Input port	Input port				
	0	0	1	Output port	Output port	Output port	Output port				
	0	1	0	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
	0	1	1	TB3OUT1	TB3OUT0	TB2OUT1	TB2OUT0	TB1OUT1	TB1OUT0	TB0OUT1	TB0OUT0
	1	0	ø	Reserved	Reserved	Reserved	Reserved				
ſ	1	0	$\sim$	Reserved	Reserved	Reserved	Reserved	$\backslash$	$\backslash$	$\backslash$	
ſ	1	1	0	Reserved	Reserved	Reserved	Reserved				
ſ	1	1	ູ1	TB5OUT1	TB5OUT0	TB4OUT1	TB4OUT0				

Note ) Read-modify-write is prohibited for PJCR,PJFC and PJFC2.

Figure 3.5.37 Port J register

#### 3.5.11 Port K (PK0 to PK7)

Port K are a port only for inputs.

There are the following functions in addition to an input port.

- The input function of 16-bit timer 0(TB0IN0, TB0IN1)
- The input function of 16-bit timer 1(TB1IN0, TB1IN1)
- The input function of 16-bit timer 2(TB2IN0, TB2IN1)
- The input function of 16-bit timer 3(TB3IN0, TB3IN1)
- The input function of external interrupt(INT4 to INTB)

These functions operate by setting the bit concerned of PKFC and PKFC2 register. All the bits of PKFC and PKFC2 are cleared to "0" by the reset action, and all bits serve as an input port.



1

1

INTB

						Port K reg	13101						
		/	7	6	5	4	3	2	1	0			
PK	bit Syı	mbol P	K7	PK6	PK	5 PK	4 PK	(3 PK	2 PK	I PK0			
(0050H)	Read/	Write					R			·			
	After r	eset				Data f	rom external	port					
					Po	rt K Functio	n register		((				
		/	7	6	5	4	3	2	۲ (	0			
PKFC	bit Syn	nbol Pł	(7F	PK6F	PK5	F PK4	4F PK	3F PK2	PK1	F PK0F			
(0053H)	Read/	Nrite					W		$(\vee / ))$				
	After re	eset	0	0	0	0	0	>0		0			
	Func	tion				Refer	to following	ollowing table					
					Port	t K Function	register 2		$\mathcal{D}$	$\frown$			
	$\langle$		7	6	5	4	3	2	> 1				
PKFC2	bit Syn	nbol Pł	(7F	PK6F	PK5	F PK4	1F PK	3F PK2	F PK1	F PK0F			
(0051H)	Read/\	Nrite					W(	77		$\Delta \mathcal{N}$			
	After re	eset	0	0	0	0		0	<u> </u>	$\cup \circ$			
	Func	tion				Refer	to following	table					
Port K fi	unction	setting				2	$\frac{1}{1}$	>	C				
Port K ft	unction <pkxf></pkxf>	setting PK7	PK6	P	K5	PK4	РКЗ	PK2	PK1	РКО			
<b>I</b>			PK6		-	PK4	PK3	PK2	PK1	PK0			
<pkxf2></pkxf2>	<pkxf></pkxf>	PK7	_		port			((	7/1				

Port K register

Note 1) Read-modify-write is prohibited for PKFC and PKFC2.

INT9

INTA

Note 2) TB0IN0/1, TB1IN0/1, TB2IN0/1 and TB3IN0/1 input is inputted into the 8-bit timer TMRB0 to TMRB3 irrespective of a functional setup of a port.

INT8

Note 3) In setting (TB0IN0 to TB3IN1) of setting (INT4 to INTB) of <PKxF2>=1 and <PKxF>=1 and <PKxF2>=0 and <PKxF>=1, the operation of the HALT release is different.

Refer to Table 3.3.6 HALT release source of 3.3.6 standby control part and the operation of the HALT release for details.

INT7

INT6

INT5

INT4



## 3.5.12 Port L (PL0 to PL7)

Port L is an 8-bit general-purpose I/O port.

PL1 can be set as an open drain output.

There are the following functions in addition to an I/O port.

- The output function of pattern generator 0(PG00 to PG03)
- The output function of pattern generator 1(PG10 to PG13)
- The I/O function of the serial cannel 3(RXD3, TXD3, SCLK3/ CTS3)
- The output function of 8-bit timer 7(TA7OUT)
- The I/O function of the high speed channel 1(HSSI1, HSSO1, HSCLK1)

These functions operate by setting the bit concerned of PLCR, PLFC and PLFC2 register. All the bits of PLCR, PLFC and PLFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".





Figure 3.5.42 Port L(PL2)



Figure 3.5.44 Port L(PL5,PL6)



							Port L	registe	r							
			7		6	ł	5	4	3		2			1		0
PL	bit Syn	nbol	PL7	F	PL6	Ρ	L5	PL4	PL	.3	PL	2	Р	L1	Р	L0
(0054H)	Read/V	Vrite							R/W			<	$\sum$			
	After re	eset			Dat	ta fro	om externa	l port(C	Output la	tch reg	ister is	s set to	) " <u>1</u> ")			
							Port L Cor	trol reg	jister			6		$\mathcal{D}$		
			7		6		5	4	3		2	$( \langle \rangle )$	$\langle \hat{\gamma} \rangle$	1		0
PLCR	bit Syn	nbol	PL7C	Р	L6C			PL4C	PL:		PL2	$\rightarrow \rightarrow \rightarrow$	Ξ́ΡΙ	1C	PL	.0C
(0056H)	Read/V								W		(					
			0		0		0	0	0		0		(	0		0
	After re	eset					 F	lefer to	followin	g table	$\sum$					
									4	71	$\sim$	>		1		$\overline{}$
						F	Port L Fund	tion re	gister		>		(	B	$\geq$	>
			7		6	ļ	5	4	3	$\square$	2	$\bigcirc$	(	$\bigcirc$	$\bigcirc$	0
PLFC	bit Syn	nbol	PL7F	Р	L6F	ΡL	5F F	PL4F	PL:	3F	PL2	2F	PL	1F	PL	0F
(0057H)	Read/V							7(	W	>		6	2	$\sum_{i}$	9	
	After re	eset	0		0		0 🔿	0	0		0	((	$\square$	) (		0
	Funct	ion					F	efer to	followin	ig table			$\sim$			
							ort L Funct	ion reg		$\frown$		Ø	)			
			7		6		5	4	23		2			1		0
PLFC2	bit Syn	nbol		PL	.6F2	PL	5F2 P	L4F2	PL3	F2	PL2	F2	PL	1F2	PL	0F2
(0055H)	Read/V	Vrite				$\sum$			-	<u>w</u>						
	After re	eset			0	$\sim$	0	0	0		<u> </u>		(	)		0
	Funct	ion			( ( '	$\sum$		Re	efer to fo	ollowing	g table					
Port L fur	oction col	tting	(	$\overline{\overline{0}}$		J		$\langle$	Ľ,	$\geq$						
<plxf2></plxf2>	<plxf></plxf>	<plxc></plxc>	PL7	X		;	PL5		PL4	PL	3	Pl	2	PL	1	PL0
0	0	0	Input po		Input po		Input port	// \	ut port	Input		Input		Input p		Input port
0	0	- V	Output	(	Output p		Output por	~	put port	Outpu			ut port	Output		Output por
0	1	0		-		_				· ·						
			Reserve	ea	Reserve	ed lot	Reserved	-	served	Rese		Rese		Reserv	ea	Reserved
0	1	1	PG13		PG12		PG11	PG		PG03		PG02		PG01		PG00
1	0	< 0	$\langle \rangle$		Reserve	ed	Reserved	HS	SI1	Rese	ved	SCLK3/	CTS3	Reserv	ed	RXD3
1	0		$1 \setminus$		HSCLK	1	HSSO1	Res	served	Rese	ved	SCLK	(3	TXD3 (O.D Dis	5)	Reserved
$\langle \uparrow \rangle$	1	))0	1 /		Reserve	be	Reserved	Res	served	Rese	ved	Rese	rved	Reserv	ed	Reserved
_1		1	$\left( \begin{array}{c} \\ \\ \end{array} \right)$		Reserve	əd	Reserved	Res	served	TA7C	UT	Rese	rved	TXD3 (O.D E	na)	Reserved
	_ /													(0.0 L	na)	

Note 1) Read-modify-write is prohibited for PLCR, PLFC and PLFC2.

Note 2) RXD3, SCLK3 and CTS3 input are inputted into the serial bus interface 3 irrespective of a functional setup of a port.

Note 3) HSSI1 input are inputted into the high speed serial channel 0 irrespective of a functional setup of a port.

Note 4) PL1 does not have a register for 3-state/open drain setup.

Moreover, there is no open drain function at the time of an output port.

Figure 3.5.46 Port L register

## 3.5.8 Port D(PD0 to PD5)

Port D is an 6-bit general-purpose I/O port.

PD4 can be set as an open drain output.

There are the following functions in addition to an I/O port.

- The I/O function of the serial cannel 2(RXD2, TXD2, SCLK2/CTS2)
- The I/O function of the high speed channel 0(HSSI0, HSSO0, HSCLK0)

These functions operate by setting the bit concerned of PDCR, PDFC and PDFC2 register. All the bits of PDCR, PDFC and PDFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".





Figure 3.5.29 Port D(PD4)



				Port	D register				
	/		7 6	5	4	3	2	1	0
PD	bit Sym	nbol	/	PD5	PD4	PD3	PD2	PD1	PD0
(0034H)	Read/W	/rite					R/W		
	After re	eset		Dat	a from exte	rnal port(C	Dutput latch	register is set to	"1")
				Port D C	ontrol regist	ter	$\wedge$ (		~
			7 6	5	4	3	2	1	0
PDCR	bit Sym	nbol	/	PD5C	PD4C	PD3C	PD2C	PD1C	PD0C
(0036H)	Read/W	/rite					W	) [~	
	<b>A</b> fter 10			0	0	0		0	0
	After re	sei				Refer to	following ta	ble	$( \land )$
					nction regis				
PDFC (0037H)			7 6	5	4	3	2		/ )0
(00371)	bit Sym	bol		PD5F	PD4F	PD3	F PD2	F PD1F	PD0F
	Read/W	/rite			$\langle \bigcirc \rangle$		W	$(C \rightarrow )^{\vee}$	1
	After re	set		0	Q	V 0	0	0	0
	Functi	on		G	$\sim$	Refer to	o following ta	ible	
			7 6	Port D.Fur	nction regist	er 2 3	2	1	0
	bit Sym	bol			PD4F2				$\sim$
	Read/W				W	1	V	$\neg$	
PDFC2 (0035H)	After re		(	$\sim$	0	$\wedge$	-		
(0000.1)	Functi				Refer to following table				
Port D func	tion settir								
<pdxf2></pdxf2>	<pdxf></pdxf>	<pdxc></pdxc>	PD5	PD4	PD3		PD2	PD1	PD0
0	0	0	Input port	Input port	Input port	Inp	out port	Input port	Input port
0	0	<u>∧</u> 1	Output port	Output port	Output por	t Ou	tput port	Output port	Output port
0	1	0	SCLK2/ CTS2	Reserved	RXD2	Re	served	Reserved	HSSI0
0	)		SCLK2 output	TXD2(O.D Dis)	Reserved	ня	CLK0	HSSO0	Reserved
1	0	0		Reserved	$\square$			$\backslash$	
$\widehat{\mathbf{A}}$	0	)) ₁	$1 \setminus \subset$	Reserved			$\backslash$		
1		0	$\wedge X$	Reserved	1 \				
				iveseiven		$\mathbf{N}$	\		
V	$\rightarrow$	1		TXD2(O.D Ena)	1	$\mathbf{X}$			\ \

Port D register

Note 1) Read-modify-write is prohibited for PDCR, PDFC and PDFC2.

Note 2) RXD2, SCLK2 and CTS2 input are inputted into the serial bus interface 0 irrespective of a functional setup of a port.

Note 3) HSSI0 input are inputted into the high speed serial channel 0 irrespective of a functional setup of a port.

Note 4) PD4 do not have a register for 3-state/open drain setup.

Moreover, there is no open drain function at the time of an output port.

Figure 3.5.31 Port D register

#### 3.5.9 Port F (PF0 to PF6)

Port F is an 7-bit general-purpose I/O port.

There are the following functions in addition to an I/O port.

- The input function of 8-bit timer 0(TA0IN)
- The output function of 8-bit timer 1(TA1OUT)
- The input function of 8-bit timer 2(TA2IN)
- The output function of 8-bit timer 3(TA3OUT)
- The input function of 8-bit timer 4(TA4IN)
- The output function of 8-bit timer 5(TA5OUT)
- The input function of 8-bit timer 6(TA6IN)
- The input function of external interrupt(INT0 to INT3)

These functions operate by setting the bit concerned of PFCR, PFFC and PFFC2 register. All the bits of PFCR, PFFC and PFFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".



Figure 3.5.32 Port F(PF0,PF2,PF4,PF6)



				Po	ort F register				
	/	7	6	5	4	3	2	1	0
PF	bit Symbol		PF6	PF5	PF4	PF3	PF2	PF1	PF0
(003CH)	Read/Write					R/W		$\land$	
	After reset			Data from	n external po	rt(Output late	ch register is	set to "1")	
				Port F	Control regis	ster		$(\bigcirc)$	$\geq$
		7	6	5	4	3	2		0
PFCR	bit Symbol		PF6C	PF5C	PF4C	PF3C	PF2¢	PF1C	PF0C
(003EH)	Read/Write					W	$< \vee$	( ) )	
	After reset		0	0	0	0	0	0	0
					Refe	r to following	table	$\geq$	
				Port F	Function reg	ister		)	$\frown$
		7	6	5	4	3	2	1	
PFFC	bit Symbol		PF6F	PF5F	PF4F	PF3F	PF2F	PF1F	RF0F
(003FH)	Read/Write						$\searrow$		
	After reset		0	0	0	(Vø )	0 <	d C	
	Function				Refe	r to following	table	$\nabla$	
				Port F F	unction regis	ster 2		$\sim$	, C
		7	6	5	~4	3	2	$\langle \rangle$	0
PFFC2	bit Symbol		PF6F2		PF4F2		PF2F2	$\leq$	PF0F2
(003DH)	Read/Write		W	(	W		(w//	$\Diamond$	W
	After reset		0	6	0			$\mathcal{O}$	0
			Refer to		Refer to		Refer to		Refer to
	Function		following		following	$\langle \langle \rangle$	following		following
			table	( )	table		table		table
				$\langle \langle \rangle \rangle$			$\backslash \vee /$		

#### Port F register

## Port F function setting

	anouon	<u> </u>							
<pfx2></pfx2>	<pfxf></pfxf>	<pfxc></pfxc>	PF6	RF5	PF4	PF3	PF2	PF1	PF0
0	0	0	Input port	Input port	Input port	Input port	Input port	Input port	Input port
0	0	1	Output port	Output port	Output port	Output port	Output port	Output port	Output port
0	1	0//	TA6IN	Reserved	TA4IN	Reserved	TA2IN	Reserved	TA0IN
0	1	$\uparrow$	Reserved	TA5OUT	Reserved	TA3OUT	Reserved	TA1OUT	Reserved
1	0	0	Reserved	$\backslash$	Reserved		Reserved	$\backslash$	Reserved
1	0	1	Reserved		Reserved	$\sim$	Reserved		Reserved
1	1 <	$\sqrt{0}$	INT3		INT2		INT1		INT0
1	1	$\langle \cdot \rangle$	Reserved		Reserved		Reserved		Reserved
	-			(//				· · · ·	

RA

Note 1) Read-modify-write is prohibited for PFCR,PFFC and PFFC2. Note 2) TAOIN, TA2IN, TA4IN and TA6IN input is inputted into the 8-bit timer TMRA0 to TMRA6 irrespective of a functional setup of a port.

Figure 3.5.34 Port F register

#### 3.5.10 Port J (PJ0 to PJ7)

Port J is an 8-bit general-purpose I/O port.

There are the following functions in addition to an I/O port.

- The output function of 16-bit timer 0(TB0OUT0, TB0OUT1)
- The output function of 16-bit timer 1(TB1OUT0, TB1OUT1)
- The output function of 16-bit timer 2(TB2OUT0, TB2OUT1)
- The output function of 16-bit timer 3(TB3OUT0, TB3OUT1)
- The output function of 16-bit timer 4(TB4OUT0, TB4OUT1)
- The output function of 16-bit timer 5(TB5OUT0, TB5OUT1)

These functions operate by setting the bit concerned of PJCR, PJFC and PJFC2 register. All the bits of PJCR, PJFC and PJFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".





				Po	rt J register				
	/	7	6	5	4	3	2	1	0
PJ	bit Symbol	PJ7	PJ6	PJ5	PJ4	PJ3	PJ2	PJ1	PJ0
(004CH)	Read/Write				R/	W		$\wedge$	
	After reset		Dat	ta from exterr	nal port(Outp	out latch regis	ster is set to	"1")	
				Port J	Control regis	ster		$(\bigcirc)$	$\geq$
		7	6	5	4	3	2		0
PJCR	bit Symbol	PJ7C	PJ6C	PJ5C	PJ4C	PJ3C	PJ2C	PJ1C	PJ0C
(004EH)	Read/Write				V	V	$\bigcirc$ $\land$	$\langle \rangle \rangle$	
	After reset				(	0	$\geq$		
					Refer to fol	lowing table	$\left( \left( \right) \right)$	$\geq$	
				Port J F	unction regi	ster		)	$\frown$
		7	6	5	4	3	2	1	
PJFC	bit Symbol	PJ7F	PJ6F	PJ5F	PJ4F	PJ3F	PJ2F	PJ1F	RJ0F
(004FH)	Read/Write				V	NATA	$\searrow$	6	
	After reset	0	0	0	0	(Vø)	0 <	b d 🔾	
	Function				Refer to fol	lowing table		1	
				Port J Fu	unction regis	ter 2		$\sim$	
		7	6	5	~4	3	2	$\langle 1 \rangle$	0
PJFC2	bit Symbol	PJ7F2	PJ6F2	PJ5F2	PJ4F2		$\backslash$	$\searrow$	
(004DH)	Read/Write		V	V (	$\bigcirc$		((7/	$\land$	
	After reset	0	0	0	0			$\mathcal{O}$	
	Function		Refer to foll	lowing table	$\sim$		$\overline{)}$		
Port J fu	nction settir	ng		()	$\rightarrow$				

<u> </u>	on Jiu	nction s	setting								
	<pjx2></pjx2>	<pjxf></pjxf>	<pjxc></pjxc>	PJ7	PJ6	PJ5	PJ4	PJ3	PJ2	PJ1	PJ0
	0	0	0	Input port	Input port	Input port	Input port				
	0	0	1	Output port	Output port	Output port	Output port				
	0	1	0	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
	0	1	1	TB3OUT1	TB3OUT0	TB2OUT1	TB2OUT0	TB1OUT1	TB1OUT0	TB0OUT1	TB0OUT0
	1	0	ø	Reserved	Reserved	Reserved	Reserved				
ſ	1	0	$\sim$	Reserved	Reserved	Reserved	Reserved	$\backslash$	$\mathbf{i}$	$\backslash$	
ſ	1	1	0	Reserved	Reserved	Reserved	Reserved				
ſ	1	1	ູ1	TB5OUT1	TB5OUT0	TB4OUT1	TB4OUT0				

Note ) Read-modify-write is prohibited for PJCR,PJFC and PJFC2.

Figure 3.5.37 Port J register

#### 3.5.11 Port K (PK0 to PK7)

Port K are a port only for inputs.

There are the following functions in addition to an input port.

- The input function of 16-bit timer 0(TB0IN0, TB0IN1)
- The input function of 16-bit timer 1(TB1IN0, TB1IN1)
- The input function of 16-bit timer 2(TB2IN0, TB2IN1)
- The input function of 16-bit timer 3(TB3IN0, TB3IN1)
- The input function of external interrupt(INT4 to INTB)

These functions operate by setting the bit concerned of PKFC and PKFC2 register. All the bits of PKFC and PKFC2 are cleared to "0" by the reset action, and all bits serve as an input port.



1

1

INTB

						Port K reg	13101						
		/	7	6	5	4	3	2	1	0			
PK	bit Syı	mbol P	K7	PK6	PK	5 PK	4 PK	(3 PK	2 PK	I PK0			
(0050H)	Read/	Write					R			·			
	After r	eset				Data f	rom external	port					
					Po	rt K Functio	n register		((				
		/	7	6	5	4	3	2	۲ (	0			
PKFC	bit Syn	nbol Pł	(7F	PK6F	PK5	F PK4	4F PK	3F PK2	PK1	F PK0F			
(0053H)	Read/	Nrite					W		$(\vee / ))$				
	After re	eset	0	0	0	0	0	>0		0			
	Func	tion				Refer	to following	ollowing table					
					Port	t K Function	register 2		$\mathcal{D}$	$\frown$			
	$\langle$		7	6	5	4	3	2	> 1				
PKFC2	bit Syn	nbol Pł	(7F	PK6F	PK5	F PK4	1F PK	3F PK2	F PK1	F PK0F			
(0051H)	Read/\	Nrite					W(	77		$\Delta \mathcal{N}$			
	After re	eset	0	0	0	0	0	0	<u> </u>	$\cup \circ$			
	Func	tion				Refer	to following	table					
Port K fi	unction	setting				2	$\frac{1}{1}$	>	C				
Port K ft	unction <pkxf></pkxf>	setting PK7	PK6	P	K5	PK4	РКЗ	PK2	PK1	РКО			
<b>I</b>			PK6		-	PK4	PK3	PK2	PK1	PK0			
<pkxf2></pkxf2>	<pkxf></pkxf>	PK7	_		port			((	7/1				

Port K register

Note 1) Read-modify-write is prohibited for PKFC and PKFC2.

INT9

INTA

Note 2) TB0IN0/1, TB1IN0/1, TB2IN0/1 and TB3IN0/1 input is inputted into the 8-bit timer TMRB0 to TMRB3 irrespective of a functional setup of a port.

INT8

Note 3) In setting (TB0IN0 to TB3IN1) of setting (INT4 to INTB) of <PKxF2>=1 and <PKxF>=1 and <PKxF2>=0 and <PKxF>=1, the operation of the HALT release is different.

Refer to Table 3.3.6 HALT release source of 3.3.6 standby control part and the operation of the HALT release for details.

INT7

INT6

INT5

INT4



## 3.5.12 Port L (PL0 to PL7)

Port L is an 8-bit general-purpose I/O port.

PL1 can be set as an open drain output.

There are the following functions in addition to an I/O port.

- The output function of pattern generator 0(PG00 to PG03)
- The output function of pattern generator 1(PG10 to PG13)
- The I/O function of the serial cannel 3(RXD3, TXD3, SCLK3/ CTS3)
- The output function of 8-bit timer 7(TA7OUT)
- The I/O function of the high speed channel 1(HSSI1, HSSO1, HSCLK1)

These functions operate by setting the bit concerned of PLCR, PLFC and PLFC2 register. All the bits of PLCR, PLFC and PLFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".





Figure 3.5.42 Port L(PL2)



Figure 3.5.44 Port L(PL5,PL6)



							Port L	registe	r							
			7		6	ł	5	4	3		2			1		0
PL	bit Syn	nbol	PL7	F	PL6	Ρ	L5	PL4	PL	.3	PL	2	Р	L1	Р	L0
(0054H)	Read/V	Vrite							R/W			<	$\sum$			
	After re	eset			Dat	ta fro	om externa	l port(C	Dutput la	tch reg	ister is	s set to	) " <u>1</u> ")			
							Port L Cor	trol reg	jister			6		$\mathcal{D}$		
			7		6		5	4	3		2	$( \langle \rangle )$	$\langle \hat{\gamma} \rangle$	1		0
PLCR	bit Syn	nbol	PL7C	Р	L6C			PL4C	PL:		PL2	$\rightarrow \rightarrow \rightarrow$	Ξ́ΡΙ	1C	PL	.0C
(0056H)	Read/V								W		(					
			0		0		0	0	0		0		(	0		0
	After re	eset					 F	lefer to	followin	g table	$\sum$					
									4	71	$\sim$	>		1		$\overline{}$
						F	Port L Fund	tion re	gister		>		(	B	$\geq$	>
			7		6	ļ	5	4	3	$\square$	2	$\bigcirc$	(	$\bigcirc$	$\bigcirc$	0
PLFC	bit Syn	nbol	PL7F	Р	L6F	ΡL	5F F	PL4F	PL:	3F	PL2	2F	PL	1F	PL	0F
(0057H)	Read/V							7(	W	>		6	2	$\sum_{i}$	9	
	After re	eset	0		0		0 🔿	0	0		0	((	$\square$	) (		0
	Funct	ion					F	efer to	followin	ig table			$\sim$			
							ort L Funct	ion reg		$\frown$		Ø	)			
			7		6		5	4	23		2			1		0
PLFC2	bit Syn	nbol		PL	.6F2	PL	5F2 P	L4F2	PL3	F2	PL2	F2	PL	1F2	PL	0F2
(0055H)	Read/V	Vrite				$\sum$			-	<u>w</u>						
	After re	eset			0	$\sim$	0	0	0		<u> </u>		(	)		0
	Funct	ion			( ( '	$\sum$		Re	efer to fo	ollowing	g table					
Port L fur	oction col	tting	(	$\overline{\overline{0}}$		J		$\langle$	Ľ,	$\geq$						
<plxf2></plxf2>	<plxf></plxf>	<plxc></plxc>	PL7	X		;	PL5		PL4	PL	3	Pl	2	PL	1	PL0
0	0	0	Input po		Input po		Input port	// \	ut port	Input		Input		Input p		Input port
0	0	- V	Output	(	Output p		Output por	~	put port	Outpu			ut port	Output		Output por
0	1	0		-		_				· ·						
			Reserve	ea	Reserve	ed lot	Reserved	-	served	Rese		Rese		Reserv	ea	Reserved
0	1	1	PG13		PG12		PG11	PG		PG03		PG02		PG01		PG00
1	0	< 0	$\langle \rangle$		Reserve	ed	Reserved	HS	SI1	Rese	ved	SCLK3/	CTS3	Reserv	ed	RXD3
1	0		$1 \setminus$		HSCLK	1	HSSO1	Res	served	Rese	ved	SCLK	(3	TXD3 (O.D Dis	5)	Reserved
$\langle \uparrow \rangle$	1	))0	1 /		Reserve	be	Reserved	Res	served	Rese	ved	Rese	rved	Reserv	ed	Reserved
_1		1	$\left( \begin{array}{c} \\ \\ \end{array} \right)$		Reserve	əd	Reserved	Res	served	TA7C	UT	Rese	rved	TXD3 (O.D E	na)	Reserved
	_ /													(0.0 L	na)	

Note 1) Read-modify-write is prohibited for PLCR, PLFC and PLFC2.

Note 2) RXD3, SCLK3 and CTS3 input are inputted into the serial bus interface 3 irrespective of a functional setup of a port.

Note 3) HSSI1 input are inputted into the high speed serial channel 0 irrespective of a functional setup of a port.

Note 4) PL1 does not have a register for 3-state/open drain setup.

Moreover, there is no open drain function at the time of an output port.

Figure 3.5.46 Port L register

## 3.5.13 Port M (PM0 to PM7)

Port M are a port only for inputs.

There are the following functions in addition to an input port.

- The input function of A/D converter(AN0 to AN7)
- The input function of Key input(KI0 to KI7)

These functions operate by setting the bit concerned of PMFC and KIEN register. PMFC is set in "1", is reset KIEN in "0" by the reset operation, and all bits become analog inputs.



				Po	rt M register				
]		7	6	5	4	3	2	1	0
PM	bit Symbol	PM7	PM6	PM5	PM4	PM3	PM2	PM1	PM0
(0058H)	Read/Write				F	२		$\wedge$	
[	After reset				Data from e	external port			
I	Note) The inpu	ut channel se	lection of the		er is set by A Function regi		mode regist	er ADMOD1	$\geq$
]		7	6	5	4	3 (	2 (	( )1)	0
PMFC	bit Symbol	PM7F	PM6F	PM5F	PM4F	PM3F	PM2F	PM1F	PM0F
(005BH)	Read/Write				V	V	$( \bigcirc )$		
	After reset	1	1	1	1	1		້ 1	1
				0: Inpu	t port/Key inp	out 1: Analo	og input		$\bigcirc$
				Key inpu	ıt Enable reg	$(\Omega / \Lambda)$		Z	
ļ		7	6	5	4	((/3/))	2 🛆	( 1( )	) 0
KIEN	bit Symbol	KI7EN	KI6EN	KI5EN	KI4EN	KI3EN	KI2EN	KHEN	KI0EN
(009EH)	Read/Write		r	i	( V				
	After reset	0	0	0	0	Ŏ	0	0	0
		KI7 input	KI6 input	KI5 input	KI4 input	KI3 input	KI2 input	KI1 input	KI0 input
		0: Disable	0: Disable	0: Disable	0: Disable	0: Disable	0: Disable	0: Disable	0: Disable
L		1: Enable	1: Enable	1: Enable	1: Enable	1: Enable	1: Enable	1: Enable	1: Enable
_				Key inpu	t Control reg	jister			
[		7	6	5	4	3	)2	1	0
KICR	bit Symbol	KI7EDGE	KI6EDGE	KI5EDGE	KI4EDGE	KI3EDGE	KI2EDGE	KI1EDGE	KI0EDGE
(009FH)	Read/Write			7	V	V	$\checkmark$		
	After reset	0	o (	0	0	0	0	0	0
		KI7 edge	KI6 edge	KI5 edge	KI4 edge	KI3 edge	KI2 edge	KI1 edge	KI0 edge
		0: Rising	0: Rising	0: Rising	0: Rising	0: Rising	0: Rising	0: Rising	0: Rising
l		orrading	7.7.7.8	5		S	orrading	g	er i nem g

Note) Read-modify-write is prohibited for PMFC, KIEN and KICR.



3.5.14 Port N(PN0 to PN3)

Port N are a port only for inputs.

There are the following functions in addition to an input port.

- The input function of A/D converter(AN8 to AN10, AN11/ ADTRG )
- The input function of Key input(KI0 to KI7)

These functions operate by setting the bit concerned of PNFC and KIEN register. PNFC is set in "1" by the reset operation, and all bits become analog inputs.



				Po	rt N register				
	/	7	6	5	4	3	2	1	0
PN	bit Symbol					PN3	PN2	PN1	PN0
(005CH)	Read/Write							R	
	After reset						Data from (	external port	>
	Note) The input	t channel se	election of the	A/D convert	er is set by A	VD converte	r mode regis	ter ADMOD1	
				er ( ADTRG )					
					Function reg		$\langle \langle \langle \rangle \rangle$	$\mathcal{O}$	
		7	6	5	4	3	2	1	0
PNFC	bit Symbol			$\square$	$\sim$	PN3F	RN2E	PN1F	PN0F
(005FH)	Read/Write					((		Ŵ	
	After reset					R		1 (	$\left( 1 \right)$
							D: Input port	1: Analog inp	
	P					(7/3)			
									$\mathcal{I}_{\mathcal{N}}$
Note) Re	ad-modify-w	rite is pro	hibited for	PNFC.	((	$\bigvee$			-0/
					G			7	
					$\lambda($	$\geq$	( )	$\langle \rangle$	
			Fiai	ure 3.5.50	Port N re	edister			
			rige	10 0.0.00		Sgiotor			
				1	$( \ ) $	,		$\langle \rangle$	
				$( \frown$	$\langle \ \rangle$		$\sim \vee \subset$	))	
				$\mathcal{A}($			$\sim$		
					$\supset$				
				$\left( \left( \right) \right)$	~				
				$\langle \bigcup \rangle$			$\geq$		
				7		$\wedge$	$\sim$		
				$\sim$		$\langle \rangle$			
				))	0				
						$\langle \mathcal{C} \rangle$			
			$(7/\wedge$			$\Delta / 1$			
			( ( ) )			$ \rightarrow $			
		$  \cap \rangle$			(7/				
		< /_			$\langle \vee \rangle$	)			
		$\sim$				<i>r</i>			
			>	$\langle - \rangle$					
	$\sim$								
			~		$\checkmark$				
	Ň	$\subseteq$	(	7					
	( )		$\sim$						
$\sim$	(())								
	$\langle \langle \bigcirc \rangle$	<u> </u>		$\sim$					
	$\sim$	$\frown$							
			$\land \bigcirc$	)					
		$\sim$	$\langle \bigcirc$						
		$\langle \rangle$							
	$\searrow$		$\sim$						

## 3.6 Memory Controller

## 3.6.1 Functions

TMP92CM27 has a memory controller with a variable 6-block address area that controls as follows.

(1) 6-block address area support

Specifies a start address and a block size for 6-block address area (block 0 to 5).

- SRAM or ROM : All CS blocks (CS0 to CS5) are supported.
- SDRAM : Only CS3 blocks are supported.
- Page ROM : Only CS2 blocks are supported.
- (2) Connecting memory specifications

Specifies SRAM, ROM and SDRAM as memories that connect with the selected address areas.

(3) Data bus width selection

Whether 8 bits, 16 bits is selected as the data bus width of the respective block address areas.

(4) Wait control

Wait specification bit in the control register and  $\overline{WAIT}$  input pin control the number of waits in the external bus cycle. Read cycle and write cycle can specify the number of waits individually.

The number of waits is controlled in 6 mode mentioned below.

- 0 waits, 1 wait,
- 2 waits, 3 waits, 4 waits

N waits (controls with  $\overline{WAIT}$  pin)

# 3.6.2 Control Register and Operation after Reset Release

This section describes the registers that control the memory controller, the after reset release state and necessary settings.

(1) Control register

The control registers of the memory controller are follows and Table 3.6.1 and Table 3.6.2.

Control register: BnCSH/BnCSL (n = 0 to 5, EX)

Sets the basic functions of the memory controller; the memory type that is connected, the number of waits which is read and written.

Memory start address register: MSARn (n = 0 to 5) Sets a start address in the selected address areas.

- Memory address mask register: MAMR (n = 0 to 5)
  Sets a block size in the selected address areas.
- Page ROM control register: PMEMCR Sets method of accessing page ROM.

(0140H)      Read/Write      W      W        After reset      0      1      0      0      1        B0CSH      Bit symbol      B0E      -      -      B0REC      B0OMI      B0BUS1      B        Read/Write      W      W      MAMRO      Bit symbol      B0E      -      -      B0REC      B0OMI      B0BUS1      B        MAMRO      Bit symbol      MOV20      MOV19      MOV18      MOV17      MOV16      MOV15      MOV14 to MOV9        MAMRO      Bit symbol      MOV20      MOV19      MOV18      MOV17      MOV16      MOV15      MOV14 to MOV9        MAMRO      Bit symbol      MOS23      MOS21      MOS20      MOS19      MOS18      MOS17      M        MSARO      Bit symbol      MOS23      MOS22      MOS21      MOS20      MOS18      MOS17      M        MSARO      Bit symbol      B1WW2      B1WW1      B1WR2      B1WR1      E        G(143H)      Read/Write      W      W      W      W      W      W	0 00WR0 0 0BUS0 0 0 0 0 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0
(0140H)      Read/Write      W      W        After reset      0      1      0      0      1        BOCSH      Bit symbol      B0E      -      -      B0REC      B0OM1      B0OM0      B0BUS1      B        (0141H)      Read/Write      W      W      After reset      0      0 (Note)      0      0      0      0      0        MAMR0      Bit symbol      M0V20      M0V19      M0V18      M0V17      M0V16      M0V15      M0V14 to M0V9        MAMR0      Bit symbol      M0V20      M0V19      M0V18      M0V17      M0V16      M0V15      M0V14 to M0V9        Read/Write      R/W      Read/Write      Read/Write      Read/Write      Read/Write      Read/Write      Read/Write      Read/Write      Read/Write      Read/Writ	0 0BUS0 0 MOV8 1 MOS16 1 1 MWR0 0
(0140H)      Read/Write      W      W        After reset      0      1      0      0      1        BOCSH      Bit symbol      BOE      -      -      BOREC      BOOM1      BOOM0      BOBUS1      B        (0141H)      Read/Write      W      W      Move      Move <td>0BUS0 0 M0V8 1 M0S16 1 1 MVR0 0</td>	0BUS0 0 M0V8 1 M0S16 1 1 MVR0 0
B0CSH (0141H)      Bit symbol      B0E      -      -      B0REC      B0OM1      B00M0      B0BUS1      B        Read/Write      -      -      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W <t< td=""><td>0BUS0 0 M0V8 1 M0S16 1 1 MVR0 0</td></t<>	0BUS0 0 M0V8 1 M0S16 1 1 MVR0 0
(0141H)      Read/Write      W        After reset      0      0 (Note)      0 (Note)      0      0      0      0      0        MAMR0      Bit symbol      M0V20      M0V19      M0V18      M0V17      M0V16      M0V15      M0V14 to M0V9        Read/Write      Read/Write      R/W      Move      M0V9      M0V14      M0V9        MSAR0      Bit symbol      M0S23      M0S22      M0S21      M0S20      M0518      M0S17      M        MSAR0      Bit symbol      M0S23      M0S22      M0S21      M0S20      M0518      M0S17      M        MSAR0      Bit symbol      B10S23      M0S22      M0S20      M0518      M0S17      M        Read/Write      Read/Write      Read/Write      Read/Write      W      W      W      W      W      W      M      M      M      M      M      M      W      W      W      W      W      M      M      M      M      M      M      M      M      M      M      M	0 M0V8 1 M0S16 1 1 MVR0 0
After reset      0      0 (Note)      0 (Note)      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 <td>1 10S16 1 11WR0 0</td>	1 10S16 1 11WR0 0
MAMR0 (0142H)      Bit symbol      M0V20      M0V19      M0V18      M0V17      M0V16      M0V15      M0V14 to M0V9        Read/Write      R      R/W      R      NOV16      M0V15      M0V17      M0V16      M0V15      M0V14 to M0V9      M0V9      NOV14 to M0V9      NOV14 to M0V9      NOV16      M0V15      M0V14 to M0V9      NOV14      NOV16      M0V15      M0V14 to M0V9      NOV16      M0V15      M0V14 to M0V9      NOV16      M0V15      M0V14      NOV19      NOV16      M0V17      M0V16      M0V15      M0V14      NOV19      NOV16      NOV16      NOV16      M0V17      M0V16      M0V17      M0V16      M0V17      NOV16      NOV16      NOV17      M0V16      M0V17      NOV16      NOV17      NOV16      NOV17      NOV16      NOV16      NOV16      NOV16      NOV17      NOV18      NOV17      NOV16      NOV17      NOV17 <td>1 10S16 1 11WR0 0</td>	1 10S16 1 11WR0 0
MAMR0 (0142H)      Bit symbol      M0V20      M0V19      M0V18      M0V17      M0V16      M0V15      M0V14 to M0V9        Read/Write      R      R/W      R      NOV16      M0V15      M0V17      M0V16      M0V15      M0V14 to M0V9      M0V9      NOV14 to M0V9      NOV14 to M0V9      NOV16      M0V15      M0V14 to M0V9      NOV14      NOV16      M0V15      M0V14 to M0V9      NOV16      M0V15      M0V14 to M0V9      NOV16      M0V15      M0V14      NOV19      NOV16      M0V17      M0V16      M0V15      M0V14      NOV19      NOV16      NOV16      NOV16      M0V17      M0V16      M0V17      M0V16      M0V17      NOV16      NOV16      NOV17      M0V16      M0V17      NOV16      NOV17      NOV16      NOV17      NOV16      NOV16      NOV16      NOV16      NOV17      NOV18      NOV17      NOV16      NOV17      NOV17 <td>1 //0S16 1 //WR0 0</td>	1 //0S16 1 //WR0 0
After reset      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1 <th< td=""><td>00000000000000000000000000000000000000</td></th<>	00000000000000000000000000000000000000
MSAR0 (0143H)      Bit symbol      M0S23      M0S22      M0S21      M0S20      M0S19      M0S18      M0S17      M M0S17      M M0S18        Bit symbol      Read/Write      R/W      R/W <t< td=""><td>00000000000000000000000000000000000000</td></t<>	00000000000000000000000000000000000000
Read/Write      R/W        After reset      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1      1	1 1WR0 0
Itead/Write      Itead/Write	1WR0 0
B1CSL (0144H)      Bit symbol      B1WW2      B1WW1      B1WW0      B1WR2      B4WR1      E        Read/Write      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      <	1WR0 0
W      W      W        After reset      0      1      0      0      1        B1CSH (0145H)      Bit symbol      B1E      -      -      B1REC      B1OM1      B1OM0      B1BUS1      B        Read/Write      -      -      B1REC      B1OM1      B1OM0      B1BUS1      B        MAMR1 (0146H)      Bit symbol      M1V21      M1V20      M1V19      M1V18      M1V17      M1V16      M1V19	0
After reset      0      1      0      0      1        B1CSH (0145H)      Bit symbol      B1E      -      -      B1REC      B10M1      B10M0      B1BUS1      B        Read/Write      W      W      W      MAMR1      Bit symbol      M1V21      M1V20      M1V19      M1V18      M1V17      M1V16      M1V15 to M1V9	
B1CSH (0145H)      Bit symbol      B1E      -      -      B1REC      B1OM1      B1OM0      B1BUS1      B        Kead/Write      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W      W <t< td=""><td></td></t<>	
(0145H)      Read/Write      W        After reset      0      0 (Note)      0      0      0      0        MAMR1 (0146H)      Bit symbol      M1V21      M1V20      M1V19      M1V18      M1V17      M1V16      M1V19	101100
After reset      0      0 (Note)      0 (Note)      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 <td>10030</td>	10030
MAMR1 (0146H)      Bit symbol      M1V21      M1V20      M1V19      M1V18      M1V17      M1V16      M1V15 to M1V9	
(0146H) M1V9	0
Read/Write R/W	M1V8
After reset 1 1 1 1 1 1 1 1	1
MSAR1 Bit symbol M1S23 M1S22 M1S21 M1S20 M1S19 M1S18 M1S17 M	/1S16
(0147H) Read/Write R/W	
After reset 1 1 1 1 1 1 1	1
B2CSL Bit symbol B2WW2 B2WW1 B2WW0 B2WR2 B2WR1 E	2WR0
(0148H) Read/Write W	
After reset 0 1 0 1	0
	2BUS0
(0149H) Read/Write W	
After reset 1 0 0 (Note) 0 0 0 0	0
MAMR2 Bit symbol M2V22 M2V21 M2V20 M2V19 M2V18 M2V17 M2V16 M	/I2V15
(014AH) Read/Write R/W	
After reset 1 1 1 1 1 1 1	1
	/I2S16
(014BH) Read/Write R/W	
After reset 1 1 1 1 1 1 1	1
	3WR0
(014CH) Read/Write W W	
After reset 0 1 0 1	0
	3BUS0
(014DH) Read/Write W	
After reset      0      0 (Note)      0 (Note)      0      0      0      0	
	0
	0 //3V15
MAMR3 (014EH)      Bit symbol      M3V22      M3V21      M3V20      M3V19      M3V18      M3V17      M3V16      M M3V16	
Read/Write      R/W        After reset      1      1      1      1      1      1        MSAR3      Bit symbol      M3S23      M3S22      M3S21      M3S20      M3S19      M3S18      M3S17      M	//3V15
Read/Write      R/W        After reset      1      1      1      1      1      1	//3V15 1

Table 3.6.1 Control Register

Note 1: Always write "0".

Note 2: Read modify write is prohibited for BnCSL and BnCSH (n = 0 to 3) registers.

		7	6	5	4	3	2	1	0			
B4CSL	Bit symbol	/	B4WW2	B4WW1	B4WW0	/	B4WR2	B4WR1	B4WR0			
(0150H)	Read/Write			W	•			W				
	After reset		0	1	0		0	1	0			
B4CSH (0151H)	Bit symbol	B4E	B4M	-	B4REC	B4OM1	B4OM0	B4BUS1	B4BUS0			
	Read/Write		•	•	V	V						
	After reset	0	0 (Note)	0 (Note)	0	0	0	0	0			
MAMR4	Bit symbol	M4V22	M4V21	M4V20	M4V19	M4V18	M4V17	M4V16	M4V15			
(0152H)	Read/Write	R/W (V/))										
	After reset	1	1	1	1	1 >		1	1			
MSAR4	Bit symbol	M4S23	M4S22	M4S21	M4S20	M4S19	M4S18	M4S17	M4S16			
(0153H)	Read/Write	R/W										
	After reset	1	1	1	1		1	1	1			
B5CSL (0154H)	Bit symbol	/	B5WW2	B5WW1	B5WW0	T T	✓B5WR2	B5WR1	B5WR0			
	Read/Write			W		$\int$		W	/			
	After reset		0	1	0 ((	7/4	0	( ) )	0			
B5CSH (0155H)	Bit symbol	B5E	-	-	B5REC	B50M1	B5OM0	B5BUS1	B5BUS0			
	Read/Write		( W \ \ \ \ \									
	After reset	0	0 (Note)	0 (Note)	0	○ 0	0	0	0			
MAMR5	Bit symbol	M5V22	M5V21	M5V20	M5V19	M5V18	M5V17	) M5V16	M5V15			
(0156H)	Read/Write	R/W										
	After reset	1	1	1 ( (	1	1 (	(7/1\)	1	1			
MSAR5	Bit symbol	M5S23	M5S22	M5S21	M5S20	M5S19	M5S18	M5S17	M5S16			
(0157H)	Read/Write			$\mathcal{C}$	→ R/	Ŵ			-			
	After reset	1	1	1	, 1 <	1	) 1	1	1			
BEXCSH	Bit symbol			$\square$		BEXOM1	BEXOM0	BEXBUS1	BEXBUS0			
(0159H)	Read/Write			$\sum$			<u>۷</u>	V	-			
	After reset		$\overline{\mathcal{A}}$	$\sim$	$\square$	0	0	0	0			
BEXCSL	Bit symbol		BEXWW2	BEXWW1	BEXWW0		BEXWR2	BEXWR1	BEXWR0			
(0158H)	Read/Write			w	16			W				
	After reset		7/0	1	0		0	1	0			
PMEMCR	Bit symbol	$\sum$	$\mathcal{A}$		OPGE	OPWR1	OPWR0	PR1	PR0			
(0166H)	Read/Write	$\nearrow$		$\overline{\}$	$\vee$		R/W	1				
	After reset	$\overline{\mathcal{A}}$	7		0	0	0	1	0			

Tahla	362	Control	Register
lable	3.0.Z	CONTROL	Register

Note 1: Always write "0".

Note 2: Read modify write is prohibited for BnCSL, BnCSH(n = 4 to 5), BEXCSH and BEXCSL registers.

(2) Operation after reset release

The start data bus width is determined depending on state of AM1/AM0 pins just after reset release. Then, the external memory is accessed as follows

AM1 AM0	Start Mode
	Don't use this setting
0 1	Start with 16-bit data bus (Note)
1 0	Start with 8-bit data bus (Note)
1 1	Don't use this setting

Note: A memory to be used as starting after reset is either NOR flash, masked ROM. SDRAM can't be used.

AM1/AM0 pins are valid only just after release reset. In the other cases, the data bus width is the value which is set to the control register <BnBUS1:0>.

By reset, only control register (B2CSH/B2CSL) of the block address area 2 becomes effective automatically (B2CSH<B2E> is set to "1" by reset).

The data bus width which is specified by AM1/AM0 pins are loaded to the bit for specification the bus width of the control register in the block address area 2.

The block address area 2 is set to 000000H to FFFFFFH address by reset (B2CSH<B2M> is reset to "0").

After release reset, the block address areas are specified by the memory start address register (MSARn) and the memory address mask register (MAMRn). Then the control register (BnCSH/L) is set.

Set the enable bit (BnCSH<BnE>) of the control register to "1" for enable the setting.

## 3.6.3 Basic Functions and Register Setting

In this section, setting of the block address area, the connecting memory and the number of waits out of the memory controller's functions are described.

(1) Block address area specification

The block address area is specified by two registers.

The memory start address register (MSARn) sets the start address of the block address areas. The memory controller compares between the register value and the address every bus cycles. The address bit which is masked by the memory address mask register (MAMRn) is not compared by the memory controller. The block address area size is determined by setting the memory address mask register. The value that is set to the register is compared with the block address area on the bus. If the compared result is a match, the memory controller sets the chip select signal (CSn) to "low".

(i) Memory start address register setting

The MS23 to 16 bits of the memory start address register correspond with addresses A23 to A16 respectively. The lower start addresses A15 to A0 are always set to address 0000H.

Therefore the start addresses of the block address area are set to addresses 000000H to FF0000H every 64 Kbytes.

(ii) Memory address mask registers setting

The memory address mask register sets whether an address bit is compared or not. In register setting, "0" is "compare", or "1" is "not compare".

The address bits that can set depend on the block address area.

Block address area 0: A20 to A8

Block address area 1: A21 to A8

Block address area 2 to 5: A22 to A15

The upper bits are always compared. The block address area size is determined by the compared result.

Size (bytes) CS area	256	512	32 K	64 K	128 K	256 K	512 K	1 M	2 M	4 M	8 M
CS0	0	0	0	0	> 0	0	0	0	0		
CS1	$\mathcal{A}$	0	$\wedge$	0	0	0	0	0	0	0	
CS2 to CS5	$\sim$		0	0	0	0	0	0	0	0	0

The size to be set depending on the block address area is as follows.

Note: After release reset, only the control register of the block address area 2 is valid. The control register of the block address area 2 has <B2M> bit. If <B2M> bit set to "0", the block address area 2 is set to addresses 000000H to FFFFFH. (After release reset state is this state). If <B2M> bit set to "1", the start address and the address area size is set, as in the other block address area.
(iii) Example of register setting

To set the block address area 512bytes from address 110000H, set the register as follows.

Bit	7	6	5	4	3	2	1	0
Bit symbol	M1S23	M1S22	M1S21	M1S20	M1S19	M1S18	M1S17	M1S16
Specified value	0	0	0	1	0	0	97	1

MSAR1	Register
-------	----------

M1S23 to M1S16 bits of the memory start address register MSAR1 correspond with address A23 to A16.

A15 to A0 are set to "0". Therefore if MSAR1 is set to above values, the start address of the block address area is set to address 110000H.

MAINITY Register							
Bit	7	6	5	4	3	2	1 0
Bit symbol	M1V21	M1V20	M1V19	M1V18	M1V17	M1V16	M1V15 to M1V9 M1V8
Specified value	0	0	0	0	(/(0))	0	0 1
				$\bigcirc$		4	

MAMR1 Register

M1V21 to M1V16 and M1V8 bits of the memory address mask register MAMR1 set whether address A21 to A16 and A8 are compared or not. In register setting, "0" is "compare", or "1" is "not compare". M1V15 to M1V9 bits set whether address

A15 to A9 are compared or not with 1 bit. A23 and A22 are always compared.

If it set to like an above setting, A23 to A9 is compared with the value that is set as the start addresses. Therefore 512 bytes (addresses 110000H to 1101FFH) are set as the block address area 1, and if it is compared with the addresses on the bus, the chip select signal CS1 is set to "low".

The other block address area sizes are specified like this.

A23 and A22 are always compared in the block address area 0. Whether A20 to A8 are compared or not is set to register.

Similarly, A23 is always compared in block address areas 2 to 5. Whether A22 to A15 are compared or not is set to register.

Note 1: When the set block address area overlaps with the built-in memory area, or both two address areas overlap, the block address area is processed according to priority as follows.

Built-in I/O > Built-in memory > Block address area 0 > 1 > 2 > 3 > 4 > 5

Note 2: If address area that is set in  $\overline{CS0}$  to  $\overline{CS5}$  was accessed, area is regarded as  $\overline{CSEX}$  area. Therfore, wait number and data bus width controls becomes setting of  $\overline{CSEX}$  (BEXCSH, BEXCSL register).

(2) Connection memory specification

Setting the <BnOM1:0> bit of the control register (BnCSH) specifies the memory type that is connected with the block address areas. The interface signal is outputted according to the set memory as follows.

<bnom1> <bnom0>         Function           0         0         SRAM/ROM (Default)           0         1         (Reserved)           1         0         (Reserved)           1         SDRAM</bnom0></bnom1>	<bnom1:0> Bit (BnCSH Register)</bnom1:0>					
0         1         (Reserved)           1         0         (Reserved)	<bnom1></bnom1>	<bnom0></bnom0>	Function			
1 0 (Reserved)	0	0	SRAM/ROM (Default)			
	0	1	(Reserved)			
1 1 SDRAM	1	0	(Reserved)			
	1	1	SDRAM			

### (3) Data bus width specification

The data bus width is set for every block address area. The bus size is set by setting the control register (BnCSH)<BnBUS1:0> as follows.

	bit (Bilool I Rogiotol)	
BnBUS 1	BnBUS 0	Function
0	0	8-bit bus mode (Default)
0	1	16-bit bus mode
1	0	Don't use this setting
1	1	Don't use this setting

Note: SDRAM should be set to either "01" (16-bit bus).

This method of changing the data bus width depending on the accessing address is called "dynamic bus sizing". Part which data is outputted is changed by changing data size, bus width and start address.

Since there is a possibility of abnormal writing/reading of the data if two memories Note: with different bus width are put in consecutive address, do not execute a access to both memories with one command.

Operand Data	Operand Start	Memory Data Size		CPU	Data	
Size (bit)	Address	(bit)	CPU Address	D15 to D8	D7 to D0	
	4n + 0	8/16	4n + 0	XXXXX	b7 to b0	1
	4n + 1	8	4n + 1	XXXXX	b7 to b0	
8	4n + 2	8/16	4n + 2	xxxxx	b7 to b0	
ł	4n + 3	8	4n + 3	XXXXX	b7 to b0	
	-+ II + <b>5</b>	16	4n + 3	b7 to b0	XXXXX	
	4n + 0	8	(1) 4n + 0	XXXXX	b7 to b0	Ì
			(2) 4n + 1	XXXXX	b15 to b8	
		16	4n + 0	b15 to b8	b7 to b0	1
Ì	4n + 1	8	(1) 4n + 1	XXXXX	b7 to b0	1
			(2) 4n + 2	XXXXX	b15 to b8	
		16	(1) 4n + 1	b7 to b0	XXXXX	
16			(2) <u>4n</u> + 2	XXXXX	b15 to b8	
10	4n + 2	8	(1) 4n + 2	ххххх	b7 to b0	
			(2) 4n + 1	XXXXX	b15 to b8	
		16	4n + 2	b15 to b8	b7 to b0	
	4n + 3	8	(1) 4n + 3	XXXXX	b7 to b0	>
		(	(2) 4n + 4	XXXXX	b15 to b8	
		16	(1) 4n + 3	b7 to b0	XXXXX	)
			(2) 4n + 4	XXXXX	b15 to b8	ļ
	4n + 0	8	(1) 4n + 0	XXXXX	b7 to b0	
			(2) 4n + 1	XXXXX	b15 to b8	
			(3) 4n + 2	XXXXX	b23 to b16	
			(4) 4n + 3	XXXXX	b31 to b24	
		16	(1) 4n + 0	b15 to b8	b7 to b0	
-			(2) 4n + 2	631 to 624	b23 to b16	
	4n + 1	<( 8)	(1) 4n + 0	XXXXX	b7 to b0	
			(2) 4n + 1 (3) 4n + 2	XXXXX XXXXX	b15 to b8 b23 to b16	
	(	$\sim$	(3) 411 + 2 (4) 4n + 3	XXXXX	b23 to b16 b31 to b24	
		16	(4) 4n + 3 (1) 4n + 1	b7 to b0	XXXXX	
	$\bigcirc$		(1) 411 + 1 (2) 4n + 2	b23 to b16	b15 to b8	
		$\land$ $\land$	(2) 4n + 2 (3) 4n + 4	XXXXX	b13 to b24	
32	4n + 2	8	(3) + 11 + 4 (1) 4n + 2	XXXXX	b7 to b0	
	411+2		(2) 4n + 3	XXXXX	b15 to b8	
	$(\Omega \wedge$		(3) 4n + 4	XXXXX	b10 to b0	
	$\langle (\vee \rangle) \rangle$		(4) 4n + 5	XXXXX	b31 to b24	
17	$\sum (i) = i$	167/	(1) 4n + 2	b15 to b8	b7 to b0	
	1	$(\vee)$	(1) + (1) + 2 (2) + 4n + 4	b31 to b24	b23 to b16	
	4n + 3	8	(1) 4n + 3	XXXXX	b7 to b0	1
			(2) 4n + 4	XXXXX	b15 to b8	
	$\langle \rangle$		(3) 4n + 5	XXXXX	b23 to b16	
$\land \land$	4		(4) 4n + 6	XXXXX	b31 to b24	
$\sim$		16	(1) 4n + 3	b7 to b0	XXXXX	1
		~	(2) 4n + 4	b23 to b16	b15 to b8	
$\sim$		1	(3) 4n + 6	XXXXX	b31 to b24	

xxxxx: During a read, data input to the bus ignored. At write, the bus is at high impedance and the write strobe signal remains non to active.

(4) Wait control

The external bus cycle completes a wait of two states at least (100 ns at  $f_{SYS} = 20$  MHz).

Setting the  $\langle BnWW2:0 \rangle$  and  $\langle BnWR2:0 \rangle$  of BnCSL specifies the number of waits in the read cycle and the write cycle.  $\langle BnWW2:0 \rangle$  is set with the same method as  $\langle BnWR2:0 \rangle$ .

	BIIIII		
<bnww2> <bnww1> <bnww0> <bnwr2> <bnwr1> <bnwr0></bnwr0></bnwr1></bnwr2></bnww0></bnww1></bnww2>			Function
0	0	1	2 states (0 waits) access fixed mode
0	1	0	3 states (1 wait) access fixed mode (Default)
1	0	1	4 states (2 waits) access fixed mode
1	1	0	5 states (3 waits) access fixed mode
1	1	1	6 states (4 waits) access fixed mode
0	1	1	WAIT pin input mode
Others			(Reserved)

Note 1: For SDRAM, above setting is invalid. So, refer 3.13 SDRAM controller.

(i) Waits number fixed mode

The bus cycle is completed with the states which is set. The number of states is selected from 2 states (0 waits) to 6 states (4 waits).

(ii)  $\overline{WAIT}$  pin input mode

This mode samples the WAIT input pins. And this mode inserts wait continuously in during signal is actived. The bus cycle is minimum 2 states. The bus cycle is completed if the wait signal is non active ("High" level) at 2 states. The bus cycle continue with that is extended if the wait signal is active at 2 states and more.

(5) Recovery (Data hold) cycle control

Some memory is defined an AC specification about data hold time by  $\overline{CE}$  or  $\overline{OE}$  for read cycle. Therefore, a data confliction problem may occur. To avoid this problem, 1-dummy cycle can be inserted after CSm-block access cycle by setting "1" to BmCSH<BmREC>.

This 1-dummy cycle is inserted when the next cycle is for another CS-block.



#### (6) Basic bus timing

(a) External read/write cycle (0 waits)





(c) External read/write cycle (0 waits at  $\overline{WAIT}$  pin input mode)





(7) Connecting external memory

Figure 3.6.1 shows an example of method of connecting external 16-bit SRAM and 16-bit NOR flash to the TMP92CM27.



Figure 3.6.1 Example of External 16-Bit SRAM and NOR Flash Connection



## 3.6.4 ROM Control (Page mode)

This section describes ROM page mode accessing and how to set registers. ROM page mode is set by the page ROM control register.

(1) Operation and how to set the registers

TMP92CM27 supports ROM access of the page mode. The ROM access of the page mode is specified only in the block address area 2.

ROM page mode is set by the page ROM control register (PMEMCR). Setting <OPGE> of the PMEMCR register to "1" sets the memory access of the block address area to ROM page mode access.

The number of read cycles is set by the <OPWR1:0> of the PMEMCR register.

<opwr1></opwr1>	<opwr0></opwr0>	Number of Cycle in a Page			
0	0	1 state (n-1-1-1 mode) (n ≥ 2)			
0	1	2 state (n-2-2-2 mode) (n ≥ 3)			
1	0	3 state (n-3-3-3 mode) (n ≥ 4)	$\sim$		
1	1	(Reserved)			

<opwr1:0></opwr1:0>	(PMEMCR	register

Note: Set the number of waits "n" to the control register (BnCSL) in each block address area.

The page size (the number of bytes) of ROM in the CPU size is set to the <PR1:0> of the PMEMCR register. When data is read out until a border of the set page, the controller completes the page reading operation. The start data of the next page is read in the normal cycle. The following data is set to page read again.

<pr1>((</pr1>	<pr0></pr0>	ROM Page Size
0	0	64 bytes
077	1	32 bytes
	) 0	16 bytes (Default)
)) 1	1	8 bytes

## <PR1:0> Bit (PMEMCR register)

For the signal timing pulse, see ROM read cycle in section 4.3.2.

## 3.6.5 Cautions

(1) Note the timing between  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$ 

If the parasitic capacitance of the  $\overline{\text{RD}}$  (Read signal) is greater than that of the  $\overline{\text{CS}}$  (Chip select signal), it is possible that an unintended read cycle occurs due to a delay in the read signal. Such an unintended read cycle may cause a trouble as in the case of (a) in Figure 3.6.2.



(2) The cautions at the time of the functional change of a  $\overline{CSn}$ .

A chip select signal output has the case of a combination terminal with a general-purpose port function. In this case, an output latch register and a function control register are initialized by the reset action, and an object terminal is initialized by the port output ("1" or "0") by it.

Functional change

Although an object terminal is changed from a port to a chip select signal output by setting up a function control register (PnFC register), the short pulse for several ns may be outputted to the changing timing. Although it does not become especially a problem when using the usual memory, it may become a problem when using a special memory.



1. Prohibition of use of an NMI function

2. The ban on interruption under functional change (DI command)

A dummy command is added in order to carry out continuous internal access.

(Access to a functional change register is corresponded by 16-bit command.

(LDW command))



# 3.7 8-Bit Timers (TMRA)

The TMP92CM27 features 8 built-in 8-bit timers.

These timers are paired into four modules: TMRA01, TMRA23, TMRA45 and TMRA67. Each module consists of two channels and can operate in any of the following four operating modes.

- 8-bit interval timer mode
- 16-bit interval timer mode
- 8-bit programmable square wave pulse generation output mode (PPG: Variable duty cycle with variable period)
- 8-bit pulse width modulation output mode (PWM: Variable duty cycle with constant period)

Figure 3.7.1 to Figure 3.7.4 show block diagrams for TMRA01, TMRA23, TMRA45 and TMRA67.

Each channel consists of an 8-bit up counter, an 8-bit comparator and an 8-bit timer register. In addition, a timer flip-flop and a prescaler are provided for each pair of channels.

The operation mode and timer flip-flops are controlled by five-byte controls SFR (Special-function registers).

Each of the four modules (TMRA01, TMRA23, TMRA45 and TMRA67) can be operated independently. All modules operate in the same manner; hence only the operation of TMRA01 is explained here.

The contents of this chapter are as follows.

- 3.7.1 Block diagrams
- 3.7.2 Operation of Each Circuit
- 3.7.3 SFRs
- 3.7.4 Operation in Each Mode
  - (1) 8-bit timer mode
  - (2) 16-bit timer mode
  - (3) 8-bit PPG (Programmable pulse generation) output mode
  - (4) 8-bit PWM (Pulse width modulation) output mode
  - (5) Mode settings

Specifica	Module	TMRA01	TMRA23	TMRA45	TMRA67
External	Input pin for external clock	TA0IN (Shared with PF0)	TA2IN (Shared with PF2)	TA4IN (Shared with PF4)	TA6IN (Shared with PF6)
pin	Output pin for timer flip-flop	TA1OUT (Shared with PF1)	TA3OUT (Shared with PF3)	TA5OUT (Shared with PF5)	TA7OUT (Shared with PL3)
$\square$	Timer RUN register	TA01RUN (1100H)	TA23RUN (1108H)	TA45RUN (1110H)	TA67RUN (1118H)
SFR	Timer register	TA0REG (1102H) TA1REG (1103H)	TA2REG (110AH) TA3REG (110BH)	TA4REG (1112H) TA5REG (1113H)	TA6REG (111AH) TA7REG (111BH)
(Address)	Timer mode register	TA01MOD(1104H)	TA23MOD(110CH)	TA45MOD(1114H)	TA67MOD(111CH)
	Timer flip-flop control register	TA1FFCR(1105H)	TA3FFCR(110DH)	TA5FFCR(1115H)	TA7FFCR(111DH)

Table 3.7.1 Registers and Pins for Each Module

3.7.1 Block Diagrams



Figure 3.7.1 TMRA01 Block Diagram



Figure 3.7.2 TMRA23 Block Diagram



Figure 3.7.3 TMRA45 Block Diagram



Figure 3.7.4 TMRA67 Block Diagram

# 3.7.2 Operation of Each Circuit

## (1) Prescaler

A 9-bit prescaler generates the input clock to TMRA01.

The prescaler's operation can be controlled using TA01RUN <TA0PRUN> in the timer control register. Setting <TA0PRUN> to "1" starts the count; setting <TA0PRUN> to "0" clears the prescaler to zero and stops operation. Table 3.7.2 shows the various prescaler output clock resolutions.

-					at fc=40 MHz				
System clock	Gear Value	Cycle							
selection <sysck></sysck>	<gear2:0></gear2:0>	φT1	φT4	φT16	φT256				
	000 (fc)	2 ³ /fc (0.2 μs)	2 ⁵ /fc (0.8 μs)	2 ⁷ /fc (3.2 μs)	2 ¹¹ /fc (51.2 μs)				
	001 (fc/2)	2 ⁴ /fc (0.4 μs)	2 ⁶ /fc (1.6 μs)	2 ⁸ /fc (6.4 μs)	2 ¹² /fc (102.4 μs)				
0(fc)	010 (fc/4)	2 ⁵ /fc (0.8 μs)	2 ⁷ /fc (3.2 μs)	2 ⁹ /fc (12.8 μs)	2 ¹³ /fc (204.8 μs)				
	011 (fc/8)	2 ⁶ /fc (1.6 μs)	2 ⁸ /fc (6.4 μs)	2 ¹⁰ /fc (25.6 μs)	2 ¹⁴ /fc (409.6 μs)				
	100 (fc/16)	2 ⁷ /fc (3.2 μs) 🗸 🤇	2 ⁹ /fc (12.8 μs)	2 ¹¹ /fc (51.2 μs)	2 ¹⁵ /fc (819.2 μs)				

Table 3.7.2	Prescaler Output Clock Resolution	m
-------------	-----------------------------------	---

xxx: Don't care

(2) Up counters (UC0 and UC1)

These are 8-bit binary counters which count up the input clock pulses for the clock specified by TA01MOD.

The input clock for UC0 is selectable and can be either the external clock input via the TA0IN pin or one of the three internal clocks  $\phi$ T1,  $\phi$ T4, or  $\phi$ T16. The clock setting is specified by the value set in TA01MOD <TA0CLK1:0>.

The input clock for UC1 depends on the operation mode. In 16-bit timer mode, the overflow output from UC0 is used as the input clock. In any mode other than 16-bit timer mode, the input clock is selectable and can either be one of the internal clocks  $\phi$ T1,  $\phi$ T16, or  $\phi$ T256, or the comparator output (The match detection signal) from TMRA0.

For each interval timer the timer operation control register bits TA01RUN<TA0RUN> and TA01RUN<TA1RUN> can be used to stop and clear the up counters and to control their count. A reset releases both up counters, stopping the timers.

#### (3) Timer registers (TA0REG and TA1REG)

These are 8-bit registers, which can be used to set a time interval. When the value set in the timer register TA0REG or TA1REG matches the value in the corresponding up counter, the comparator match detect signal goes Active. If the value set in the timer register is 00H, the signal goes active when the up counter overflows.

The TAOREG are double buffer structure, each of which makes a pair with register buffer0.

The setting of the bit TA01RUN <TA0RDE> determines whether TA0REG's double buffer structure is enabled or disabled. It is disabled if <TA0RDE> = "0" and enabled if <TA0RDE> = "1".

When the double buffer is enabled, data is transferred from the register buffer0 to the timer register0 when a  $2^n$  overflow occurs in PWM mode, or at the start of the PPG cycle in PPG mode. Hence the double buffer cannot be used in timer mode.

A reset initializes <TAORDE> to "0", disabling the double buffer. To use the double buffer, write data to the timer register0, set <TAORDE> to "1", and write the following data to the register buffer0 3.7.5 show the configuration of TAOREG.



The address of each timer register is as follows. TAOREG: 001102H TA1REG: 001103H TA2REG: 00110AH TA3REG: 00110BH TA4REG: 001112H TA5REG: 001113H TA6REG: 00111AH TA7REG: 00111BH All these registers are write-only and cannot be read. (4) Comparator (CP0, CP1)

The comparator compares the value in an up counter with the value set in a timer register. If they match, the up counter is cleared to 0 and an interrupt signal (INTTA0 or INTTA1) is generated. If timer flip-flop inversion is enabled, the timer flip-flop is inverted at the same time.

Note) The timer causes the overflow when the value below the improvement counter value is written in the timer register while the timer is working, and the generation of interrupt by the expected value is not obtained.

(It is possible to operate normally if the changed set value is more than the improvement counter value.)

Moreover, the Compear circuit doesn't operate in writing only 8-bit subordinate position bits when operating in 16-bit mode.

Therefore, please write it in 16-bit in order in 8-bit subordinate position bits and 8-bit high rank bits.

(5) Timer flip-flop (TA1FF)

The timer flip-flop (TA1FF) is a flip-flop inverted by the match detects signal (8-bit comparator output) of each interval timer.

Whether inversion is enabled or disabled is determined by the setting of the bit TA1FFCR <TA1FFIE> in the timer flip-flops control register. A reset clears the value of TA1FF to "0". Programming "01" or "10" to TA1FFCR <TA1FFC1:0> sets TA1FF to 0 or 1. Programming "00" to these bits inverts the value of TA1FF. (This is known as software inversion.)

The TA1FF signal is output via the TA1OUT pin (which can also be used as PF1). When this pin is used as the timer output, the timer flip-flop should be set beforehand using the port F function register PFCR and PFFC.

Inversion of TA1FF by each mode

8-bit timer mode S Agreement of UC0 and TA0REG or agreements of UC1 and TA1REG. 16-bit timer mode Agreement of UC0 and TA0REG and agreements of UC1 and TA1REG. 8-bit PWM mode Agreement of overflow or UC0 and TA0REG.

8-bit PPG mode : Agreement of UC0 and TA0REG or agreements of UC0 and TA1REG. Note) When the change request by inversion and the register setting with the timer is done at the same time, it is necessary to note it because it becomes the following operation by the state at that time.

- When inversion by the timer and inversion by register setup occur simultaneously.
   → Only once inversion.
- When inversion by the timer and "1" set by register setup occur simultaneously.  $\rightarrow$  Set to "1".
- When inversion by the timer and "0" clear by register setup occur simultaneously.  $\rightarrow$  Clear to "0".

# 3.7.3 SFRs



				TMRA	45 Run Re	egister						
		7	6	5	4	3	2	1	0			
TA45RUN	Bit symbol	TA4RDE		/		I2TA45	TA45PRUN	TA5RUN	TA4RUN			
(1110H)	Read/Write	R/W					R/	W				
	After reset	0				0	0	0	0			
	Function	Double				IDLE2	TMRA45	UC5	UC4			
		buffer				0: Stop	prescaler	$\sum$				
		0: Disable 1: Enable				1: Operate	0: Stop and					
	1: Enable 1: Run (Count of											
		$\downarrow$				((						
		TA4REG doub	ole buffer cont	rol			$\longrightarrow$	Count operation				
		0 Disab	le				$\overline{}$	0 Stop	and clear			
		1 Enabl	е			41	$\rightarrow$	1 Cour	it			
								$\mathcal{L}$				
					( (	7/ S `	~	$(\bigcirc)$	7			
	Note: The	e values of bit	s 4 to 6 of TA	45RUN are ur	ndefined wher	i read.		SUN	)			
								$\sim$	/			
						$\searrow$	C-	$\sim$				
				IMRA	67 Run Re	egister		))				
		7	6	5	3	$72^{2}$	1	0				
TA67RUN	Bit symbol	TA6RDE		Y	$\sim$	I2TA67	TA67PRUN	TA7RUN	TA6RUN			
(1118H)	Read/Write	R/W		40	$\langle \rangle$	$\langle \rangle$	R/	W				
	After reset	0				0	0	0	0			
	Function	Double	(	$\bigcirc$		IDLE2 0: Stop 1: Operate	TMRA67	UC7	UC6			
		buffer 0: Disable		$\bigcirc$			prescaler     000 Prescaler       0: Stop and clear					
		1: Enable	(C')	$\wedge$	$\wedge$		1: Run (Count up)					
				))		12						
			$\overline{\Omega}$			$\rightarrow$						
		TA6REG dout		rol		$\geq$	$\rightarrow$	Count operat				
		0 Disab		~ (	(7/s)				and clear			
1 Enable 1 Co									ıt			
	Note: Th	e values of bit				rood						
		e values of bit	5410001TA	or ROIN are ur	idenned wher	rieau.						
		Figure 3.7.		//// 8-DI	t timer regi	ster(1A45F	RUN,TA67R	UN)				
$\sim$			$\sim$									
				$\searrow$								
		( ( )	(())									
$\langle $			$\langle \bigcirc$									
		$\langle \rangle$	$\langle \rangle$									
	$\checkmark$		$\checkmark$									

TMRA45 Run Register



## Note: When set TA0IN pin, set TA01MOD after set port F0.

Figure 3.7.8(1) 8-bit timer register8888(TA01MOD)









TMRA1 Flip Flop Control Register







Symbol	Address	7	6	5	4	3	2	1	0				
					_								
TAOREG	1102H				W								
		Undefined											
					_		(						
TA1REG	1103H				W		((						
					Unde	fined	$ \rightarrow $						
					_		_((//<	<u>}</u>					
TA2REG	110AH				W			)					
		Undefined											
		- (())>											
TA3REG	110BH	W											
		Undefined											
	1112H						~	21	$\sim$				
TA4REG													
			$(\bigcirc)$										
						9	$\sim$		()				
TA5REG	1113H	3H W							/				
		Undefined											
				$\langle \zeta \rangle$	_ > -			))					
TA6REG	111AH		)										
			Undefined										
			Å	$\bigcirc$		$\overline{}$	S						
TA7REG	111BH		_	/	/ (n	1							
			$\square$	$\sum$	Unde	fined )	)						
							/						

Time on Desileten	
limer Register	(TA0REG to TA7REG)

Note: Read-modify-write instruction is prohibited for above registers.

Figure 3.7.10 8-bit timer register(TA0REG to TA7REG)

## 3.7.4 Operation in Each Mode

(1) 8-bit timer mode

Both TMRA0 and TMRA1 can be used independently as 8-bit interval timers. When set function and count data, TMRA0 and TMRA1 should be stopped.

1. Generating interrupts at a fixed interval (using TMRA1)

To generate interrupts at constant intervals using TMRA1 (INTTA1), first stop TMRA1 then set the operation mode, input clock and a cycle to TA01MOD and TA1REG register, respectively. Then, enable the interrupt INTTA1 and start TMRA1 counting.

Example: To generate an INTTA1 interrupt every 40 µs at fc = 40 MHz, set each register as follows:

	MSB						L	SB	$(0/5)^{\vee}$
_	7	6	5	4	3	2	1	0	
TA01RUN	$\leftarrow$ -	Х	Х	Х	_	_	0	_	Stop TMRA1 and clear it to 0.
TA01MOD	← 0	0	Х	Х	0	1	_	_	Select 8-bit timer mode and select $\phi$ T1 (0.2 µs at fc = 40
								~	MHz) as the input clock.
TA1REG	← 1	1	0	0	1	0	0	0	Set 40 $\mu$ s ÷ $\phi$ T1 = 200 = C8H to TAREG.
INTETA01	← X	1	0	1	-	-	-/	-	Enable INTTA1 and set it to Level 5.
TA01RUN	$\leftarrow$ -	Х	Х	Х	-	1	1	( - )	Start TMRA1 counting.
X : Don't c	are, – : N	o cha	ange	)		_	$\cap$	$\overline{\ }$	

Note: The input clocks for TMRA0 and TMRA1 differ as follows:

TMRA0: Uses TMRA0 input (TA0IN) and can be selected from  $\phi$ T1,  $\phi$ T4, or  $\phi$ T16.

TMRA1: Match output of TMRA0 (TA0TRG) and can be selected from  $\phi$ T1,  $\phi$ T16,  $\phi$ T256.

2. Generating a 50% duty ratio square wave pulse

The state of the timer flip-flop (TA1FF) is inverted at constant intervals and its status output via the timer output pin (TA1OUT).

Example: To output a 1.2  $\mu$ s square wave pulse from the TA1OUT pin at f_{SYS} = 20 MHz, use the following procedure to make the appropriate register settings. This example uses TMRA1; however, either TMRA0 or TMRA1 may be used.



3. Making TMRA1 count up on the match signal from the TMRA0 comparator

Select 8-bit timer mode and set the comparator output from TMRA0 to be the input clock to TMRA1.



Figure 3.7.12 TMRA1 Count up on Signal from TMRA0

(2) 16-bit timer mode

A 16-bit interval timer is configured by pairing the two 8-bit timers TMRA0 and TMRA1.

To make a 16-bit interval timer, in which TMRA0 and TMRA1 are cascaded together, set TA01MOD <TA01M1:0> to "01".

In 16-bit timer mode, the overflow output from TMRA0 is used as the input clock for TMRA1, regardless of the value set in TA01MOD<TA1CLK1:0> Table 3.7.2 shows the relationship between the timer (Interrupt) cycle and the input clock selection.

To set the timer interrupt interval, set the lower eight bits in timer register TAOREG and the upper eight bits in TA1REG. Be sure to set TA0REG first (As entering data in TA0REG temporarily disables the compare, while entering data in TA1REG starts the compare).

Example: To generate an INTTA1 interrupt every 0.2 s at fc = 40 MHz, set the timer registers TA0REG and TA1REG as follows:

If  $\phi$ T16 (3.2 µs at 40 MHz) is used as/the input clock for counting, set the following value in the registers;

 $0.2 \text{ s} \div 3.2 \text{ } \mu \text{s} = 62500 = \text{F}424\text{H};$ 

e.g., set TA1REG to F4H and TA0REG to 24H.

The comparator match signal is output from TMRA0 each time the up-counter UC0 matches TA0REG, though the up-counter UC0 is not be cleared.

In the case of the TMRA1 comparator, the match detect signal is output on each comparator pulse on which the values in the up-counter UC1 and TA1REG match. When the match detect signal is output simultaneously from both the comparator TMRA0 and TMRA1, the up-counters UC0 and UC1 are cleared to "0" and the interrupt INTTA1 is generated. Also, if inversion is enabled, the value of the timer flip flop TA1FF is inverted.

Example: When TA1RE	G = 04H and TA	0REG = 8	он	5)
Value of up counter 000 (UC1 and UC0)	00H 0080H	0180H	0280H 0380H	0480H
TMRA0 comparator match detect signal			J_T_	
Interrupt INTTA1			$\langle \langle \rangle$	
Timer output TA1OUT		- (0		Inversion
·				
Figure 3.7.	14 Timer Out	put by 16-I	Bit Timer Mode	
	2		Č (C	$\langle \gamma \rangle$

(3) 8-bit PPG (Programmable pulse generation) output mode

Square wave pulses can be generated at any frequency and duty ratio by TMRA0. The output pulses may be active-low or active-high. In this mode TMRA1 cannot be used.

TMRA0 outputs pulses on the TA1OUT pin (Shared with PF1).



Figure 3.7.15 8-Bit PPG Output Waveforms

In this mode, a programmable square wave is generated by inverting the timer output each time the 8-bit up-counter (UC0) matches the value in one of the timer registers TA0REG or TA1REG.

The value set in TA0REG must be smaller than the value set in TA1REG.

Although the up-counter for TMRA1 (UC1) is not used in this mode, TA01RUN<TA1RUN> should be set to "1", so that UC1 is set for counting.

Figure 3.7.16 shows a block diagram representing this mode.






(4) 8-bit PWM (Pulse width modulation) output mode

Value set in TAOREG  $\neq 0$ 

This mode is only valid for TMRA0. In this mode, a PWM pulse with the maximum resolution of 8 bits can be output.

When TMRA0 is used the PWM pulse is output on the TA1OUT pin (which is also used as PF1). TMRA1 can also be used as an 8-bit timer.

The timer output is inverted when the up-counter (UC0) matches the value set in the timer register TA0REG or when  $2^n$  counter overflow occurs (n = 6, 7, or 8 as specified by TA01MOD <PWM01:00>). The up-counter UC0 is cleared when  $2^n$  counter overflow occurs.

The following conditions must be satisfied before this PWM mode can be used.

Value set in TAOREG < Value of set for 2ⁿ counter overflow



Figure 3.7.19 Block Diagram of 8-Bit PWM Output Mode

In this mode, the value of the register buffer will be shifted into TAOREG if  $2^n$  overflow is detected when the TAOREG double buffer is enabled.

Use of the double buffer facilitates the handling of low duty ratio waves.



System clock selection	Clock gear					PWM Cyc	cle			
	value		2 ⁶			2 ⁷		2 ⁸		
<sysck></sysck>	<gear2:0></gear2:0>	φT1	φT4	φT16	φT1	φ <b>T</b> 4	φT16	φ <b>Τ</b> 1	φT4	φT16
	000 (fc)	12.8µs	51.2µs	204.8µs	25.6µs	102.4µs	409.6µs	51.2µs	204.8µs	819.2µs
	001 (fc/2)	25.6µs	102.4µs	409.6µs	51.2µs	204.8µs	819.2µs	102.4µs	409.6µs	1.63ms
0 (fsys)	010 (fc/4)	51.2µs	204.8µs	819.2µs	102.4µs	409.6µs	1.63ms	204.8µs	819.2µs	3.27ms
	011 (fc/8)	102.4µs	409.6µs	1.63ms	204.8µs	819.2µs	3.27ms	409.6µs	1.63ms	6.55ms
	100 (fc/16)	204.8µs	819.2µs	3.27ms	409.6µs	1.63ms	6.55ms	819,2µs	3.27ms	13.1ms

XXX: Don't care

# (5) Mode settings

Table 3.7.4 shows the SFR settings for each mode.

Table 3.7.4	Timer Mode Setting Registers
-------------	------------------------------

Register Name		TA0	1MOD		TAIFFCR
<bit symbol=""></bit>	<ta01m1:0></ta01m1:0>	<pwm01:00></pwm01:00>	<ta1clk1:0></ta1clk1:0>	<ta0clk1:0></ta0clk1:0>	<ta1ffis></ta1ffis>
Function	Timer mode	PWM cycle	Upper timer input clock	Lower timer input clock	Timer F/F Inversion Signal select
8-bit timer × 2 channels	00		Lower timer match,	External,	0: Lower timer output 1: Upper timer output
16-bit timer mode	01		-	External, φT1, φT4, φT16 (00, 01, 10, 11)	_
8-bit PPG $\times$ 1 channel	10	$\bigcirc$		External, φT1, φT4, φT16 (00, 01, 10, 11)	_
8-bit PWM × 1 channel		2 ⁶ , 2 ⁷ , 2 ⁸ (01, 10, 11)		External, φT1, φT4, φT16 (00, 01, 10, 11)	_
8-bit timer × 1 channel	11	-	φT1, φT16, φT256 (01, 10, 11)	-	Output disable

- : Don't care

## 3.8 16-Bit Timer/Event Counters (TMRB)

The TMP92CM27 contains 6 channels 16-bit timer/event counter (TMRB0 to TMRB5) which have the following operation modes:

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable square wave pulse generation output mode (PPG: Variable duty cycle with variable period)

Can be used following operation modes by capture function:

- Frequency measurement mode
- Pulse width measurement mode
- Time differential measurement mode

Figure 3.8.1 to Figure 3.8.2 show block diagram of TMRB0 to TMRB5. Each timer/event counter consists of a 16-bit up counter, two 16-bit timer registers (One of them with a double-buffer structure), two 16-bit capture registers, two comparators, a capture input controller, a timer flip-flop and a control circuit.

Each timer/event counter is controlled by 11 byte control register (SFR).

Each of the six modules (TMRB0 to TMRB5) can be operated independently. All modules operate in the same manner; hence only the operation of TMRA01 is explained here.

Spec	Channel	TMRB0	TMRB1	TMRB2	TMRB3	TMRB4	TMRB5
External	External clock/ Capture trigger input pin	TB0IN0 TB0IN1	TB1IN0 TB1IN1	TB2IN0 TB2IN1	TB3IN0 TB3IN1	None	None
pin	Timer flip-flop output pin	TB0OUT0 TB0OUT1	TB1OUT0 TB1OUT1	TB2OUT0 TB2OUT1	TB3OUT0 TB3OUT1	TB4OUT0 TB4OUT1	TB5OUT0 TB5OUT1
	Timer run register	TBORUN	TB1RUN	TB2RUN	TB3RUN	TB4RUN	TB5RUN
	Timer mode register	TROMOD	TB1MOD	TB2MOD	TB3MOD	TB4MOD	TB5MOD
	Timer flip-flop control register	TBOFFCR	TB1FFCR	TB2FFCR	TB3FFCR	TB4FFCR	TB5FFCR
		TBORGOL	TB1RG0L	TB2RG0L	TB3RG0L	TB4RG0L	TB5RG0L
SFR	Timer register	TB0RG0H	TB1RG0H	TB2RG0H	TB3RG0H	TB4RG0H	TB5RG0H
SFR		TBORG1L	TB1RG1L	TB2RG1L	TB3RG1L	TB4RG1L	TB5RG1L
	~ ~	TB0RG1H	TB1RG1H	TB2RG1H	TB3RG1H	TB4RG1H	TB5RG1H
		TB0CP0L	TB1CP0L	TB2CP0L	TB3CP0L	TB4CP0L	TB5CP0L
	Capture register	TB0CP0H	TB1CP0H	TB2CP0H	TB3CP0H	TB4CP0H	TB5CP0H
	Capture register	TB0CP1L	TB1CP1L	TB2CP1L	TB3CP1L	TB4CP1L	TB5CP1L
$\frown$	(())	TB0CP1H	TB1CP1H	TB2CP1H	TB3CP1H	TB4CP1H	TB5CP1H
External signal	Capture trigger input signal	TA1OUT	TA1OUT	TA3OUT	TA3OUT	TA5OUT	TA5OUT
Interrupt	Timer interrupt	INTTB00	INTTB10	INTTB20	INTTB30	INTTB40	INTTB50
		INTTB01	INTTB11	INTTB21	INTTB31	INTTB41	INTTB51
	Timer overflow interrupt	INTTBOF0	INTTBOF1	INTTBOF2	INTTBOF3	INTTBOF4	INTTBOF5

Table 3.8.1 Pins and SFR of TMRB

Note 1) Since TB2OUT0/TB4OUT0, TB2OUT1/TB4OUT1, TB3OUT0/TB5OUT0, and TB3OUT1/TB5OUT1 are making the output terminal serve a double purpose, they cannot be used simultaneously.

Note 2) Since INTTB30/INTTB31,INTTB40/INTTB41 and INTTB50/INTTB51 are making the interruption factor serve a double purpose, they cannot be used simultaneously.

Note 3) Although INTTBOF0/INTTBOF1/INTTBOF2/INTTBOF3/INTTBOF4/INTTBOF5 is making the interruption factor serve a double purpose, it can be used simultaneously. Which interruption occurred should lead an INTST register.

This chapter consists of the following items:

- 3.8.1 Block diagram
- 3.8.2 Operation
- 3.8.3 SFRs
- 3.8.4 Operation in Each Mode



Figure 3.8.1 Block Diagram of TMRB0



Figure 3.8.2 Block Diagram of TMRB1



Figure 3.8.3 Block Diagram of TMRB2



Figure 3.8.4 Block Diagram of TMRB3



Figure 3.8.5 Block Diagram of TMRB4

92CM27-171



Figure 3.8.6 Block Diagram of TMRB5

### 3.8.2 Operation

#### (1) Prescaler

The 5-bit prescaler generates the source clock for TMRB1. Input clock  $\phi$ T0 to Priscara is a clock that was four dividing fFPH.

This prescaler can be started or stopped using TBORUN<TBOPRUN>. Counting starts when <TBOPRUN> is set to 1; the prescaler is cleared to zero and stops operation when <TBOPRUN> is cleared to 0.

Table 3.8.2 show prescaler output clock resolution.

-				11 12
Gear Value SYSCR1		Cycle	$\sim$	$\bigcirc$
<gear2:0></gear2:0>	φT1	_φ Τ4	∳T16	A
000 (fc)	2 ³ /fc (0.2 μs)	2 ⁵ /fc (0.8 μs)	2 ⁷ /fc (3.2 μs)	$\leq$
001 (fc/2)	2 ⁴ /fc (0.4 μs)	2 ⁶ /fc (1.6 μs)	2 ⁸ /fc (6.4 µs)	(O)
010 (fc/4)	2 ⁵ /fc (0.8 μs)	2 ⁷ /fc (3.2 μs)	2 ⁹ /fc (12.8 μs)	
011 (fc/8)	2 ⁶ /fc (1.6 μs)	2 ⁸ /fc (6.4 μs)	2 ¹⁰ /fc (25.6 µs)	
100 (fc/16)	2 ⁷ /fc (3.2 μs)	2 ⁹ /fc (12.8 μs)	2 ¹¹ /fc (51.2 μs)	$\overline{}$
		1 1		

Table 3.8.2	Prescaler Output Clock Resolution
	at $fc = 40 \text{ MHz}$

xxx: Don't care

#### (2) Up counter (UC0)

UC0 is a 16-bit binary counter that counts up according to input from the clock specified by TB0MOD<TB0CLK1:0> register.

As the input clock, one of the prescaler internal clocks  $\phi$ T1,  $\phi$ T4, and  $\phi$ T16 can be selected. Counting or stopping and clearing of the counter is controlled by timer operation control register TBORUN<TBORUN>. And an external clock from TBOINO pin can be selected in TBOMOD.

When clearing is enabled, the up counter UC0 will be cleared to zero each time its value matches the value in the timer register TB0RG1H/L. Clearing can be enabled or disabled using TB0MOD<TB0CLE>.

If clearing is disabled, the counter operates as a free-running counter.

A timer overflow interrupt (INTTBO0) is generated when UC0 overflow occurs.

(3) Timer registers (TB0RG0H/L and TB0RG1H/L)

These two 16-bit registers are used to set the interval time. When the value in the up counter UC0 matches the value set in this timer register, the comparator match detect signal will go active.

Setting data for both upper and lower timer registers TBORG0H/L and TBORG1H/L is always needed. For example, either using 2-byte data transfer instruction or using 1-byte data transfer instruction twice for lower 8 bits and upper 8 bits in order.

The TB0RG0H/L timer register has a double-buffer structure, which is paired with register buffer 0. The value set in TB0RUN<TB0RDE> determines whether the double-buffer structure is enabled or disabled: It is disabled when <TB0RDE> = 0, and enabled when <TB0RDE> = 1.

When the double buffer is enabled, data is transferred from the register buffer to the timer register when the values in the up counter (UC0) and the timer register TB0RG1 match.

After a reset, TB0RG0H/L and TB0RG1H/L are undefined. If the 16 bit timer is to be used after a reset, data should be written to it beforehand.

On a reset <TB0RDE> is initialized to 0, disabling the double buffer. To use the double buffer, write data to the timer register, set <TB0RDE> to 1, then write data to the register buffer as shown below.

TB0RG0H/L and the register buffer both have the same memory addresses (001189H and 001188H) allocated to them. If  $\langle TB0RDE \rangle = 0$ , the value is written to both the timer register and the register buffer. If  $\langle TB0RDE \rangle = 1$ , the value is written to the register buffer only.



The addresses of the timer registers are as follows:

#### (4) Capture registers

These 16-bit registers are used to latch the values in the up counters UCO.

Data in the capture registers should be read both upper and lower all 16 bits. For example, using 2-byte data transfer instruction or using 1-byte data transfer instruction twice for lower 8 bits and upper 8 bits in order.



(5) Capture and external interrupt control

This circuit controls the timing to latch the value of up counter UC0 into TB0CP0H/L, TB0CP1H/L and generating for external interrupt.

Interrupt timing of capture register and selection edge of external interrupt are set by TB0MOD<TB0CPM1:0>. (TMRB4 and TMRB5 does not include the selection edge of external interrupt.)

External interrupt INT5 is fixed to the rising edge.

The value in the up counter (UC0) can be loaded into a capture register by software. Whenever 0 is programmed to TB0MOD<TB0CP0I>, the current value in the up counter is loaded into capture register TB0CP0H/L. It is necessary to keep the prescaler in Run mode (e.g., TB0RUN<TB0PRUN> must be held at a value of 1).

- Note) External interrupt can be controlled with this control circuit by seeing when the port setting is set to input function (TB0IN0) of TMRB0. When the port setting is set to INT4, it controls by interrupt input mode control 1 and 2(IIMC1,IIMC2).
- (6) Comparators (CP0 and CP1)

CP0 and CP1 are 16-bit comparators which compare the value in the up counter UC0 with the value set in TB0RG0H/L or TB0RG1H/L respectively, in order to detect a match. If a match is detected, the comparator generates an interrupt (INTTB00 or INTTB01 respectively).

(7) Timer flip-flop (TB0FF0 and TB0FF1)

These flip-flops (TB0FF0 and TB0FF1) are inverted by the match detect signals from the comparators and the latch signals to the capture registers. Inversion can be enabled and disabled for each element using TB0FFCR<TB0C1T1, TB0C0T1, TB0E1T1, TB0E0T1>. Moreover, control of TB0FF0 and TB0FF1 is controllable by TB0MOD<TB0CT1, TB0ET1>.

After a reset the values of TB0FF0 and TB0FF1 are undefined. If "00" is programmed to TB0FFCR<TB0FF0C1:0> or <TB0FF1C1:0>, TB0FF0 will be inverted. If "01" is programmed to the capture registers, the value of TB0FF0 will be set to "1". If "10" is programmed to the capture registers, the value of TB0FF0 will be cleared to "0".

The values of TB0FF0 and TB0FF1 can be output via the timer output pins TB0OUT0 (which is shared with PJ0), TB0OUT1 (which is shard with PJ1). Because the timer output terminal of TMRB2/TMRB3 and TMRB4/TMRB5 uses the terminal combinedly, it is not possible to use it at the same time. Timer output should be specified using the port function register.

### 3.8.3 SFRs









Figure 3.8.10 Register for TMRB (4)





Figure 3.8.11 Register for TMRB (5)



TMRB2 Mode Register

Figure 3.8.12 Register for TMRB (6)



TMRB3 Mode Register

Figure 3.8.13 Register for TMRB (7)



TMRB4 Mode Register

Figure 3.8.14 Register for TMRB (8)







TMRB0 Flip-flop Control Register

Figure 3.8.16 Register for TMRB (10)



TMRB1 Flip-flop Control Register

Figure 3.8.17 Register for TMRB (11)



TMRB2 Flip-flop Control Register

Figure 3.8.18 Register for TMRB (12)



TMRB3 Flip-flop Control Register

Figure 3.8.19 Register for TMRB (13)



TMRB4 Flip-flop Control Register

Figure 3.8.20 Register for TMRB (14)



TMRB5 Flip-flop Control Register

Figure 3.8.21 Register for TMRB (15)

			Tim	er Register (	TB0RG0H/L,	TB0RG1H/L	)				
	/	7	6	5	4	3	2	1	0		
TB0RG0L	bit Symbol				-	_					
(1188H)	Read/Write				٧	V		$\langle \rangle$			
	After reset				unde	fined		$\geq$			
TB0RG0H	bit Symbol				-	-			$\geq$		
(1189H)	Read/Write				٧	V					
	After reset				unde	fined	~ ((	7/^			
TB0RG1L	bit Symbol				-	-	$\langle \rangle \langle \rangle$	$\langle O \rangle$			
(118AH)	Read/Write				V	V					
	After reset				unde	fined	(())	2			
TB0RG1H bit Symbol –											
(118BH) Read/Write W											
	After reset				unde	fined		~			
	Read-modify-	write instruc			(TBOCPOH/L,	TB0CP1H/L	) <				
		7	6	5	4	3	2		0		
TB0CP0L	7         6         5         4         3         2         1           TB0CP0L         bit Symbol         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -										
(118CH)	Read/Write		R undefined			7,0					
	After reset			6	unde	fined		))			
ТВОСРОН				7(	<u> </u>	- /	$\mathcal{A}\mathcal{C}$	)			
(118DH)	Read/Write				F	२ / (					
	After reset			$\left( \right)$	unde	fined	))				
TB0CP1L	bit Symbol			()			$\leq$				
(118EH)	Read/Write		G	7	F	₹∧					
	After reset		( (	$\sum$	unde	fined					
TB0CP1H			$\sim$	I I	<u> </u>	127					
(118FH)	Read/Write		(0/		$\langle \rangle$	2					
	After reset				unde	fined					
	<		Eigu	ro 2 0 77	Register fo		16)				
		S					10)				

	<u> </u>			-								
		7	6	5	4	3	2	1	0			
TB1RGOL (1198H)       bit Symbol       -         Read/Write       W         After reset       undefined         TB1RGOH (1199H)       bit Symbol       -         Read/Write       W         After reset       undefined         TB1RG1L (119AH)       bit Symbol       -         Read/Write       W         After reset       undefined         TB1RG1L (119AH)       bit Symbol       -         Read/Write       W         After reset       undefined         TB1RG1L       bit Symbol       -         (119AH)       Read/Write       W         After reset       undefined         TB1RG1H       bit Symbol       -         (119BH)       Read/Write       R         Read/Write       R       After reset         Undefined       -       -         TB1CPOL (119CH)       bit Symbol       -         TB1CPOH       bit Symbol       -         TB1CPOH       bit Symbol       -         TB1CPOH       bit Symbol       -         TB1CPOH       bit Symbol       -         Read/Write       R       After reset         Undefined </td <td></td>												
1198H) B1RG0H 1199H) B1RG1L 119AH) B1RG1H 119BH) B1CP0L B1CP0L	Read/Write					W		~				
					und	efined						
	bit Symbol											
(1199H)	After reset       undefined         60H       bit Symbol         -       Read/Write         Read/Write       W         After reset       undefined         61L       bit Symbol         bit Symbol       -         Read/Write       W         After reset       undefined         81L       bit Symbol         Bit Symbol       -         Read/Write       W         After reset       undefined         81H       bit Symbol         After reset       undefined         81H       bit Symbol         Capture Register (TB1CP0H/L, TB1CP1H/L)         0L       bit Symbol         (I)       Read/Write         Read/Write       R         After reset       undefined         (I)       Read/Write         Read/Write       R         After reset       undefined         (I)       Read/Write         R </td											
	After reset				und	efined			/			
	bit Symbol					-	$\sim$ ((	//				
(119AH)	Read/Write					W		$\bigcirc$				
	After reset				und	efined	$\square$	$\sim$				
	bit Symbol					_		R .				
(119BH)	Read/Write	W										
	After reset				und	efined 🔍			$(\bigcirc)$			
			Capt	ure Register	(TB1CP0H/I	, ТВ1СР1Н	/L)	$\sim$				
	//	7	6	5	4-(	3	2		, %			
TB1CP0L	bit Symbol				20	~	(	$\bigcirc$				
(119CH)												
	After reset	undefined										
	bit Symbol			Ĝ		-						
(119DH)	Read/Write	R R										
	After reset				und	efined						
	bit Symbol			$(\bigcirc)$		- //						
(119EH)	Read/Write	R										
	After reset		6	7	und	efined	*					
	bit Symbol					- \ \						
(119FH)	Read/Write			$\subseteq$		R						
	After reset		$\left( \left( // \right) \right)$		und	efined						
	<	$\bigcirc$	Eigu	re 3.8.23	Register		(17)					
	$<\!\!<\!\!?$		>				()					
$\langle$		5			~							
		Ś										

1	$\sim$	_		-	4	<u>^</u>		4	^			
		7	6	5	4	3	2	1	0			
TB2RG0L 11A8H)	bit Symbol											
(117 (011)	Read/Write	W undefined										
TROPCOL	After reset				una	efined						
(11A9H)	bit Symbol		w (C)>									
、 ,	Read/Write							<u>}</u>				
TB2RG1L	After reset				una	efined		77.	/			
(11AAH)							$\leftarrow$	$\left( \left( \right) \right)$				
	Read/Write After reset					W		$\leq$				
TB2RG1H						efined	$-(\bigcirc)$	5				
(11ABH)	bit Symbol Read/Write							)~				
	After reset	W undefined										
					und							
	Read-modify-w	rite instruc	tion is prohib	oited		$\bigcirc$	$\searrow$	52				
			Capt	ture Register	(TB2CP0H/L	, TB2CP1H	rL)		$\mathcal{Y}_{\mathcal{N}}$			
		7	6	5	4		*		100			
TB2CP0L	bit Symbol	1	0	5			2					
(11ACH)	Read/Write	R										
	After reset	undefined										
TB2CP0H				6		_		))				
(11ADH)	Read/Write			75	$\overline{}$	R	77	9				
	After reset			$\sim$		efined						
TB2CP1L	bit Symbol			( )								
(11AEH)	Read/Write			$(\bigcirc)$	)	R	$\checkmark$					
	After reset	undefined										
TB2CP1H			((	$\sum$	~	-//-						
(11AFH)	Read/Write			$\mathcal{T}$	(	R						
	After reset		$\left( \frac{7}{5} \right)$		und	efined						
			$\langle O \rangle$	)	6							
	/	// ))		$\sim$		)						
		$\bigtriangledown$	Figu	ro 3 8 24	Pogister f		(18)					
			i igu	10 0.0.24	Tregister i		(10)					
			$\supset$									
	$\sim$											
		5		$\wedge$	$\checkmark$							
		$\bigcirc$	~									
$\sim$												
	$\langle \langle \bigcirc \rangle$	$\sim$		$\sim$								
				X X								
		( (		))								
$\langle \leq$		$\langle$	2C	))								

-							-/					
		7	6	5	4	3	2	1	0			
B3RG0L	BRG0L     bit Symbol     -       B8H)     Read/Write     W       After reset     undefined       B8H)     After reset     undefined       B8H)     Read/Write     W       After reset     undefined       B8H)     Read-modify-write instruction is prohibited       Capture Register (TB3CP0H/L_TB3CP1H/L)       Read/Write       Read/Write       Read/Write       Read/Write       Read/Write       Read/Write       Rea											
(11B8H)	Read/Write					W						
	33RG0L         bit Symbol         -           B8H)         After reset         undefined           33RG0H         bit Symbol         -           B8H)         After reset         undefined           33RG0H         bit Symbol         -           B9H)         Read/Write         W           After reset         undefined           B9H)         Read/Write         W           After reset         undefined           B8H)         After reset         undefined           B8H)         Read/Write         W           After reset         undefined           B8H)         After reset         undefined           B8H)         After reset         undefined           B8H)         Read/Write         W           After reset         undefined           B8H)         Capture Register (TB3CP0H/L_TB3CP1H/L)           Capture Register (TB3CP0H/L_TB3CP1H/L)         Capture Register (TB3CP0H/L_TB3CP1H/L)           SCPOL         bit Symbol         R           After reset         undefined           SCPOH         bit Symbol         -           BDH)         Read/Write         R											
TB3RG0H	bit Symbol					_						
(11B9H)	Read         7         6         5         4         3         2         1         0           Read/Write         W         After reset         undefined         W         After reset         undefined         W         After reset         undefined         W         After reset         Undefined         W         After reset         Undefined         W         After reset         Undefined         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D	2										
	After reset				und	efined		$\sim$	/			
TB3RG1L	bit Symbol					_	~ (	(7/s)				
(11BAH)	Read/Write					W		$(\bigcirc)$				
	After reset				und	efined	$\square$					
TB3RG1H (11BBH)	bit Symbol					_		) 🖓				
(11BBH)	Read/Write					W		)	$\frown$			
	After reset				und	efined 📈 🤇			$(\bigcirc)$			
				-			*	¢ (C	$\frac{1}{2}$			
		7	6	5	4-1	3	2		0			
TB3CP0L	bit Symbol	$\mathcal{A}(\mathcal{A})$										
(11BCH)	Read/Write				$ \longrightarrow $	R						
					und	efined	-(0)	4				
TB3CP0H						-	$\sim$					
(TIBDH)												
					und	efined						
TB3CP1L				( )		- \						
(IIDEII)												
				<u> </u>	und	efined						
183CP1H (11BFH)				$\rightarrow$								
(IIBIII)				$\Box$								
ļ	After reset		$(// \langle \rangle)$		und	efined						
	_	$\langle \rangle$		$\langle$		)						
		$\sim$	Figu	re 3.8.25	Register f	or TMRB	(19)					
			>	$\langle -$	$\rightarrow$							
	~ ~		$\sim$									
					$\geq$							
		>	(	7								
		$\smile$	4	.(								
$\sim$												
	$\sim \sim \sim \sim$	~	$( \frown )$	$\gamma \sim$								
	$\sim$		· (( `									
		(		))								
		$\langle \langle \rangle$	ZC	))								
		7	6	5	4	3	2	1	0			
--------------------	---------------	-------------------	---------------------------	-----------------	------------	------------	---------------	---------------------------	---	--	--	--
TB4RG0L	bit Symbol	1	0	5	4		2		0			
(11C8H)	Read/Write					W						
	After reset					efined		$\langle \rangle$				
TB4RG0H	bit Symbol				unu	_						
(11C9H)	Read/Write					W		$-(\bigcirc)$	5			
	After reset					efined			Ĵ			
TB4RG1L						_	(	77				
(11CAH)	Read/Write					W	$\frac{1}{2}$	$\langle \rangle \rangle$				
	After reset					efined		$\leq$				
TB4RG1H					dirid	_	()	2				
(11CBH)	Read/Write					w		/				
	After reset	undefined										
			Сар	ture Register	(TB4CP0H/L	., ТВ4СР1Н	) (L)					
		7	6	5	4-1	3	2					
TB4CP0L	bit Symbol				20	~	(	$(\Delta)$				
(11CCH)	Read/Write					R						
	After reset			(	und	efined	-(Q)					
TB4CP0H	bit Symbol											
(11CDH)	Read/Write	R										
	After reset				und	efined						
TB4CP1L (11CEH)	bit Symbol			( )								
(IICEII)	Read/Write	R										
	After reset		((	~~~	und	efined						
TB4CP1H (11CFH)				$ \rightarrow $		<u></u>						
(110111)	Read/Write					R						
ļ	After reset		$\left( \sqrt{3} \right)$	)	und	efined						
	_	$\langle \rangle$		′ <_								
			Figu	ire 3.8.26	Register f	or TMRB	(20)					
			>	$\langle -$								
	$\land \land$		~									
					$\supset$							
		$\subseteq$		(7)								
			$\langle$	1								
$\sim$	$(\bigcirc)$											
	$\square$											
				1.1								
$\langle =$			$\land \bigtriangledown$	<u>ک</u>								
$\langle$		$\sum$		)								

TB5RG0L       bit Symbol          (11D8H)       Read/Write       W         After reset       undefined         TB5RG0H       bit Symbol          (11D9H)       Read/Write       W         After reset       undefined         TB5RG0H       bit Symbol          (11D9H)       Read/Write       W         After reset       undefined         TB5RG1L       bit Symbol          (11DAH)       Read/Write       W         After reset       undefined         TB5RG1H       bit Symbol          (11DAH)       Read/Write       W         After reset       undefined         TB5RG1H       bit Symbol          (11DBH)       Read/Write       W         After reset       undefined         Read/Write       W         After reset       undefined         Read/Write       W         After reset       undefined         Read-modify-write instruction is prohibited       Image: Colored and the symbol	2		0							
(11D8H)       Read/Write       W         After reset       undefined         TB5RG0H       bit Symbol       -         (11D9H)       Read/Write       W         After reset       undefined         TB5RG1L       bit Symbol       -         (11DAH)       Read/Write       W         After reset       undefined         TB5RG1L       bit Symbol       -         (11DAH)       Read/Write       W         After reset       undefined         TB5RG1H       bit Symbol       -         (11DBH)       Read/Write       W         After reset       undefined         TB5RG1H       bit Symbol       -         (11DBH)       Read/Write       W         After reset       undefined         Read/Write       W         After reset       undefined         Read-modify-write instruction is prohibited       Read-modify-write instruction is prohibited										
After reset     undefined       TB5RG0H     bit Symbol     -       (11D9H)     Read/Write     W       After reset     undefined       TB5RG1L     bit Symbol     -       (11DAH)     Read/Write     W       After reset     undefined       TB5RG1L     bit Symbol     -       (11DAH)     Read/Write     W       After reset     undefined       TB5RG1H     bit Symbol     -       (11DBH)     Read/Write     W       After reset     undefined       Read/Write     W       After reset     undefined			ý							
TB5RG0H       bit Symbol          (11D9H)       Read/Write       W         After reset       undefined         TB5RG1L       bit Symbol          (11DAH)       Read/Write       W         After reset       undefined         TB5RG1H       bit Symbol          (11DAH)       Read/Write       W         After reset       undefined         TB5RG1H       bit Symbol          (11DBH)       Read/Write       W         After reset       undefined         Read/Write       W         After reset       undefined         Read/Write       W         After reset       undefined         Read-modify-write instruction is prohibited       Image: Comparison of the symbol is prohibited										
Read/Write     W       After reset     undefined       TB5RG1L     bit Symbol     -       (11DAH)     Read/Write     W       After reset     undefined       TB5RG1H     bit Symbol     -       (11DBH)     Read/Write     W       After reset     undefined       Read/Write     W       After reset     undefined       Read/Write     W       After reset     undefined		25 75 }	P							
Read/Write     W       After reset     undefined       TB5RG1L     bit Symbol     -       (11DAH)     Read/Write     W       After reset     undefined       TB5RG1H     bit Symbol     -       (11DBH)     Read/Write     W       After reset     undefined       Read/Write     W       After reset     undefined		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	7							
TB5RG1L       bit Symbol       -         (11DAH)       Read/Write       W         After reset       undefined         TB5RG1H       bit Symbol       -         (11DBH)       Read/Write       W         After reset       undefined         Read/Write       W         After reset       undefined         Read-modify-write instruction is prohibited       Image: Comparison of the symbol		75)								
(11DAH)     Read/Write     W       After reset     undefined       TB5RG1H     bit Symbol     -       (11DBH)     Read/Write     W       After reset     undefined       Read/Write     W       After reset     undefined		<u>}</u>								
Read/Write     W       After reset     undefined       (11DBH)     -       Read/Write     W       After reset     undefined       Read-modify-write instruction is prohibited										
TB5RG1H     bit Symbol     —       (11DBH)     Read/Write     W       After reset     undefined       Read-modify-write instruction is prohibited										
(11DBH) Read/Write W After reset undefined Read-modify-write instruction is prohibited	>	7								
Read/write     w       After reset     undefined       Read-modify-write instruction is prohibited     Image: Comparison of the second sec										
Read-modify-write instruction is prohibited	>		$\frown$							
(7)	>		$(\bigcirc)$							
Capture Register (TB5CP0H/L, TB5CP1H/L)	<		20							
7 6 5 4 3	2		0							
TB5CP0L bit Symbol	(	$(\Delta)$								
(11DCH) Read/Write R		$\overline{\mathcal{A}}$								
After reset undefined	$\left( \overline{O} \right)$	<u></u>								
TB5CP0H bit Symbol – (11DDH) Decel/Mrite										
Read/white	$\overline{)}$	/								
After reset undefined										
TB5CP1L bit Symbol – (11DEH) Read/Write R	//									
It is a set of the set	R									
After reset undefined										
TB5CP1H bit Symbol										
After reset undefined										
Figure 3.8.27 Register for TMRB (21)	)									

### 3.8.4 Operation in Each Mode

(1) 16-bit interval timer mode

Generating interrupts at fixed intervals in this example, the interval time is set the timer register TB0RG1H/L to generate the interrupt INTTB01.

7 6 5 4 3 2 1 0 TBORUN 0 0 X X - 0 X 0 INTETB0 ← X 1 0 0 X 0 0 0 **TB0FFCR** ← 1 1 0 0 0 0 1 1 TB0MOD 0 0 1 0 0 1 * * = 01, 10, 11) TB0RG1H/ L **TBORUN**  $\leftarrow 0 \quad 0 \quad X \quad X$ 1 X 1 X : Don't care, -: No change

Stop TMRB0. Enable INTTB01 and set interrupt level 4. Disable INTTB00. Disable the trigger. Set input clock to prescaler clock, and set capture function to disable. Set the interval time (16 bits).

(2) 16-bit event counter mode

In 16-bit timer mode as described in above, the timer can be used as an event counter by selecting the external clock (TB0IN0 pin input) as the input clock.

Up counter counting up by rising edge of TB0IN0 pin input. And execution software capture and reading capture value enable reading count value.

			7	6	5	4	3	2			
Ī	TB0RUN	←	0	0	Х	Х	-	0 >			Stop TMRB0.
	PKFC	←	_	-	_	_	60		- 1	$\sim$	Set PK0 to TB0IN0 input mode.
	PKFC2	←	_	_	_	_	f,		.) (	)	
	INTETB0	←	Х	1	0	0	X	0 0	1	)	Set INTTB01 to enable (Interrupt level4).
											Set INTTB00 to disable.
	TB0FFCR	←	1	1	0	0	0	0 1	1		Set trigger to disable.
	TB0MOD	←	9	0	1	0	0	1 0	) (		Set input clock to TB0IN0 pin input.
	TB0RG1H/L	~	* (	*	*	*	*	* *	: *		Set number of count. (16 bits)
		$\langle \rangle$	*	*	*	*	*	* *	* *	$( \cap )$	~
	TBORUN	+	0	0	Х	Х	_	1 >	( 1		Start TMRB0.
		//							$\langle \rangle$		
	X: Don't ca	re,	-: N	lo c	han	ige			_	$\sum$	
										7	

Note: When used as an event counter, set the prescaler to "RUN" (TB0RUN<TB0PRUN> = "1").

(3) 16-bit programmable pulse generation (PPG) output mode

Square wave pulses can be generated at any frequency and duty ratio. The output pulse may be either low active or high active.

The PPG mode is obtained by inversion of the timer flip-flop TB0FF0 that is to be enabled by the match of the up counter UC0 with timer register TB0RG0H/L or TB0RG1H/L and to be output to TB0OUT0. In this mode, the following conditions must be satisfied.

(Set value of TB0RG0H/L) < (Set value of TB0RG1H/L)
Match with TB0RG0H/L
Match with TB0RG1H/L (INTTB01 interrupt)
Figure 3.8.28 Programmable Pulse Generation (PPG) Output Waveform
When the TB0RG0H/L double buffer is enabled in this mode, the value of register
buffer 0 will be shifted into TBORG0H/L at match with TBORG1H/L. This feature
makes easy the handling of low-duty waves.
Match with TB0RG0H/L Up counter = $Q_1$ Up counter = $Q_2$
Match with
TBORG1H/L Shift in to TBORG0H/L
TBORGOH/L Q1 Q2
(Compare value)
Register buffer0 Q_2 X Q_3
Write TB0RG0H/L
Figure 3.8.29 Operation of Register Buffer

	TB0RUN <tb0run></tb0run>
TB0IN0	
∳T1 → 16-bit up coun	ter Clear F/F (TB0FF0)
$\psi_{116}^{014}$ UC0	
Matching	
16-bit comparator	16-bit comparator
Selector TB0RG0H/L	
TBORGOH/L-WR	
Register buffer 0	TBORG1H/L
TBORUN <tborde></tborde>	
Internal data b	
$\leq$	
Figure 3.8.30 Block Diagram of	f 16-Bit PPG Mode
	( / )
The following example shows how to s	et 16-bit PPG output mode:
7 6 5 4 3 2 1 0	
TBORUN $\leftarrow$ 0 0 X X $-$ 0 X 0	Disable the TB0RG0H/L double buffer and stop TMRB0.
TB0RG0H/L ← * * * * * * * *	Set the duty ratio (16 bits).
* * * * * * * * * * * * * * * * * * *	Cathle (mouse ou (40 hite)
TB0RG1H/L ← * * * * * * * * * * * *	Set the frequency (16 bits).
TBORUN $\leftarrow 10 \times 10 \times 10$	Enable the TB0RG0H/L double buffer.
	(The duty and frequency are changed on an INTTB01
	interrupt.)
$TB0FFCR \leftarrow X - X - 0  0  1  1  0$	Set the mode to invert TB0FF0 at the match with TB0RG0H/L, TB0RG1H/L. Clear TB0FF0 to 0.
TB0MOD ← 0 0 1 0 0 1 * * ]	Set input clock to prescaler output clock and disable the
(**=01, 10, 11)	capture function.
$PJFC  \leftarrow 1$	
$PJCR \leftarrow 1$	
TBORUN $\leftarrow$ 1 0 X X - 1 X 1	Start TMRB0.
X Don't care, - : No change	
$\sim$ $\sim$	

The following block diagram illustrates this mode.

(4) Capture function examples

Used capture function, they can be applicable in many ways, for example:

- 1. One-shot pulse output from external trigger pulse
- 2. Frequency measurement
- 3. Pulse width measurement
- 4. Measurement of difference time
  - 1. One-shot pulse output from external trigger pulse

Set the up counter UC0 in free-running mode with the internal input clock, input the external trigger pulse from TB0IN0 pin, and load the value of up counter into capture register TB0CP0H/L at the rise edge of external trigger pulse.

When the interrupt INT4 is generated at the rise edge of external trigger pulse, set the TB0CP0H/L value (c) plus a delay time (d) to TB0RG0H/L (= c + d), and set the above set value (c + d) plus a one-shot width (p) to TB0RG1H/L (= c + d + p). And, set "11" to timer flip-flop control register TB0FFCR<TB0E1T1, TB0E0T1>. Set to trigger enable for be inverted timer flip-flop TB0FF0 by UC0 matching with TB0RG0H/L and with TB0RG1H/L. When interrupt INTTB01 occurs, this inversion will be disabled after one-shot pulse is output.

The (c), (d), and (p) correspond to c, d, and p in Figure 3.8.31.



Example: To output a 2 [ms] one-shot pulse with a 3 [ms] delay to the external trigger pulse via the TB0IN0 pin.

```
* Clock state
                                                    High frequency (fc)
                              System clock:
                              High speed clock gear: 1 time (fc)
                              Prescaler:
                                                    fFPH
Setting in Main
                                                  Set free running.
                                                  Count using \phiT1.
TB0MOD
                  Х
                     1
                               0 0 1
                                                  Load into TB0CP0 by rising edge of TB0IN0 pin input.
TB0FFCR
                  Х
                     Ω
                        0
                           0
                              0
                                    0
               Х
                                                  Clear TB0FF0 to 0.
                                                  Disable inversion of TB0FF0.
PJFC
                                     1
PJCR
INTF45
                                 0 0
                            Х
                               1
                                                  Enable INT4. Disable INTTB00 and INTTB01,
INTETB0
               X 0 0 0
                           X 0 0 0
                                                  Start TMRB0.
TBORUN
                  0 X X - 1 X 1
Setting in INT4
TB0RG0H/L
            ← TB0CP0H/L + 3 ms/\otheraptrix
            ← TB0RG0H/L + 2 ms/\otherapT1
TB0RG1H/L
TB0FFCR
               ХХ
                                                  Enable inversion of TB0FF0 when match with
                                                  TB0RG0H/L or TB0RG1H/L.
                                                  Set INTTB01 to enable.
INTETB0
               Х
                  1
                     0 0
                           Х
Setting in INTTB01
TB0FFCR
               ХХ
                                                  Disable inversion of TB0FF0 when match with
                                                  TB0RG0H/L or TB0RG1H/L.
INTETB0
            \leftarrow X = 0
                                                  Disable INTTB01.
X : Don't care, -: No change
```

When delay time is unnecessary, invert timer flip-flop TB0FF0 when up counter value is loaded into capture register (TB0CP0H/L), and set the TB0CP0H/L value (c) plus the one-shot pulse width (p) to TB0RG1H/L when the interrupt INT4 occurs. The TB0FF0 inversion should be enable when the up counter (UC0) value matches TB0RG1H/L, and disabled when generating the interrupt INTTB01.



Figure 3.8.32 One-shot Pulse Output of External Trigger Pulse (without delay)

2. Frequency measurement

The frequency of the external clock can be measured in this mode. Frequency is measured by the 8-bit timers TMRA01 and the 16-bit timer/event counter.

TMRA01 is used to setting of measurement time by inversion TA1FF.

Counter clock in TMRB0 select TB0IN0 pin input, and count by external clock input. Set to TB0MOD<TB0CPM1:0> = "11". The value of the up counter (UC0) is loaded into the capture register TB0CP0H/L at the rise edge of the timer flip-flop TA1FF of 8-bit timers (TMRA01), and into TB0CP1H/L at its fall edge.

The frequency is calculated by difference between the loaded values in TB0CP0H/L and TB0CP1H/L when the interrupt (INTTA0 or INTTA1) is generates by either 8-bit timer.



Figure 3.8.33 Frequency Measurement

For example, if the value for the level 1 width of TA1FF of the 8-bit timer is set to 0.5 s and the difference between the values in TB0CP0H/L and TB0CP1H/L is 100, the frequency is  $100 \div 0.5$  s = 200 Hz.

3. Pulse width measurement

This mode allows measuring the high level width of an external pulse. While keeping the 16-bit timer/event counter counting (Free running) with the prescaler output clock input, external pulse is input through the TB0IN0 pin. Then the capture function is used to load the UC0 values into TB0CP0H/L and TB0CP1H/L at the rising edge and falling edge of the external trigger pulse respectively. The interrupt INT4 occurs at the falling edge of TB0IN0.

The pulse width is obtained from the difference between the values of TB0CP0H/L and TB0CP1H/L and the internal clock cycle.

For example, if the prescaler output clock is 0.8  $\mu$ s and the difference between TB0CP0H/L and TB0CP1H/L is 100, the pulse width will be  $100 \times 0.8 \ \mu$ s = 80  $\mu$ s.

Additionally, the pulse width that is over the UC0 maximum count time specified by the clock source can be measured by changing software.



Figure 3.8.34 Pulse Width Measurement

Note: Pulse Width measure by setting "10" to TB0MOD<TB0CPM1:0>. The external interrupt INT4 is generated in timing of falling edge of TB0IN0 input. In other modes, it is generated in timing of rising edge of TB0IN0 input.

The width of low level can be measured from the difference between the first C2 and the second C1 at the second INT4 interrupt.

4. Measurement of difference time

This mode is used to measure the difference in time between the rising edges of external pulses input through TB0IN0 and TB0IN1.

Keep the 16-bit timer/event counter (TMRB0) counting (Free running) with the prescaler output clock, and load the UC0 value into TB0CP0H/L at the rising edge of the input pulse to TB0IN0. Then the interrupt INT4 is generated.

Similarly, the UC0 value is loaded into TB0CP1H/L at the rising edge of the input pulse to TB0IN1, generating the interrupt INT5.

The time difference between these pulses can be obtained by multiplying the value subtracted TB0CP0H/L from TB0CP1H/L and the internal clock cycle together at which loading the UC0 value into TB0CP0H/L and TB0CP1H/L has been done.



## 3.9 Pattern Generator/Stepping Motor Control(PG)

The TMP92CM27 contains two 4-bit hardware pattern generator/stepping motor control channels, PG0 and PG1, (hereinafter called PG) which actuate in synchronization with the (8-bit/16-bit) timers. PG (PG0 and PG1) shares the 8-bit input/output port with PL.

The output on channel 0 (PG0) is updated in synchronization with the 8-bit timer 0, 1 (TMRA01) or 16-bit timer 0 (TMRB0). The output on channel 1 (PG1) is updated in synchronization with the 8-bit timer 2, 3 (TMRA23) or 16-bit timer 1 (TMRB1). Figure 3.9.1 show block diagram.

The PG ports are controlled by the control register (PG01CR) and can select either stepping motor control mode or pattern generation mode. Each bit of PL can be used for a PG port.

PG0 and PG1 can be used independently.

Since the two PG channels operate in the same manner, except for the following points, only the operation of PG0 will be explained below.



Figure 3.9.1 PG Block Diagram





		7	6	5	4	3	2	1	0	
<b>PG0REG</b>	Bit symbol	PG03	PG02	PG01	PG00	SA03	SA02 SA01	SA01	SA00	
(1460H)	Read/Write		V	V		R/W				
Prohibit	After reset	0	0	0	0	Undefined				
read-	Function	Pattern ger	neration 0 (P	G0) output la	tch register	Shift alternate register 0				
modify- write		(PG0 ca	an be read by	y reading the	)	for the PG mode (4-bit write) register				
WINC		∫ port (P	L) that is ass	igned to PG	J			()	2	



	7	6	5	4	3	2	໌ 1	0	
Bit symbol	PG13	PG12	PG11	PG10	SA13	SA12	SA11	SA10	
Read/Write		V	V		$\mathbb{A}$				
After reset	0	0	0	0	Undefined				
Function	ate register 1	register 1							
	(PG1 ca	an be read by	y reading the		for the PG mode (4-bit write) register				
	∫ port (P	L) that is ass	igned to PG	) (	$\sim$		$\langle \rangle$		
	Read/Write After reset	Read/Write       After reset     0       Function     Pattern ger       ( PG1 ca	Bit symbol     PG13     PG12       Read/Write     V       After reset     0     0       Function     Pattern generation 1 (Properties)       (PG1 can be read by	Bit symbol     PG13     PG12     PG11       Read/Write     W       After reset     0     0       Function     Pattern generation 1 (PG1) output la (PG1 can be read by reading the can be read by rea	Bit symbol     PG13     PG12     PG11     PG10       Read/Write     W       After reset     0     0     0	Bit symbol     PG13     PG12     PG11     PG10     SA13       Read/Write     W     Mail of the second s	Bit symbol     PG13     PG12     PG11     PG10     SA13     SA12       Read/Write     W     R/     R/     R/       After reset     0     0     0     Under       Function     Pattern generation 1 (PG1) output latch register     Shiff alternate register 1       f PG1 can be read by reading the     for the PG mode (4-bit Note)	Bit symbol     PG13     PG12     PG11     PG10     SA13     SA12     SA11       Read/Write     W     R/W     R/W       After reset     0     0     0     Undefined       Function     Pattern generation 1 (PG1) output latch register     Shiff alternate register 1     for the PG mode (4-bit write) register	

# Figure 3.9.5 Pattern generation 1 register (PG1REG)







(1) Pattern generation mode

When PG01CR<PAT0> = "1", PG functions as a pattern generator. In this mode data is written from the CPU to the shift alternate register only. The pattern data is then written from the shift alternate register to the pattern generator register synchronized to the shift trigger interrupt from the timer.

In this mode, PG01CR<PG0M> should be set to "1", PG01CR<CCW0> to "0", and PG01CR<PG0TE> to "1".

The output from the pattern generator goes to port L: since port or functions can be switched by the bit settings in the port function control register (PLFC) and port function control register 2 (PLFC2), any port pin can be assigned to pattern generator output.

Figure 3.3.9 shows the block diagram for this mode.



Figure 3.9.8 Example of Pattern Generation Mode



# Figure 3.9.9 Pattern Generation Mode Block Diagram (PG0)

In pattern generation mode, only writing to the output latch can be disabled by hardware. All other functions behave in the same way as 1 to 2 step excitation in stepping motor control port mode. Hence, data shifted on the trigger signal from a timer must be written before the next trigger signal is output.



- (2) Stepping motor control mode
- a. 4-phase 1-step/2-step excitation

Figure 3.9.10 and Figure 3.9.11 show the output waveforms for 4-phase 1 excitation and 4-phase 2 excitation respectively when channel 0 (PG0) is selected.



Trigger signal from timer	ſ	1	Л					
PG00 (PL0)	b4	b7	b6	b5	b4			
PG01 (PL1)	b5	b4	b7	b6	b5	<		
PG02 (PL2)	b6	b5	b4	b7	b6		$(\bigcirc)^{2}$	
PG03 (PL3)	b7	b6	b5	b4	b7		3	



Figure 3.9.11 Output Waveforms for 4-Phase 2-Step Excitation (Normal rotation)

The output from PG0 (PL) is latched on the rising edge of the trigger signal from the timer.

The direction of shift is specified by the setting of PG01CR<CCW0>: Normal rotation (PG00 $\rightarrow$ PG01 $\rightarrow$ PG02 $\rightarrow$ PG03) is selected when <CCW0> is set to "0"; reverse rotation (PG00 $\leftarrow$ PG01 $\leftarrow$ PG02 $\leftarrow$ PG03) is selected when <CCW0> is set to "1". 4-phase 1-step excitation will be selected when only one bit is set to "1" during the initialization of PG, while 4-phase 2-step excitation will be selected when two consecutive bits are set to "1".

The value in the shift alternate registers are ignored when 4-phase 1-step/2-step excitation mode is selected.

Figure 3.9.12 shows the block diagram.



Figure 3.9.12 Block Diagram 4-Phase 1-step Excitation/2-step Excitation (Normal rotation)

b. 4-phase 1 to 2 step excitation

Figure Figure 3.9.12 shows the output waveforms for 4-phase 1 to 2 step excitation.



The initialization sequence for 4-phase 1-2 step excitation is as follows.

By rearranging the initial value b7 b6 b5 b4 b3 b2 b1 b0 to b7 b3 b6 b2 b5 b1 b4 b0, three consecutive bits are set to 1 and the other bits are set to 0 (Positive logic).

For example, if b7, b3, and b6 are set to 1, the initial value becomes 11001000, producing the output waveforms shown in Figure 3.9.12.

To generate a negative logic output waveform, the 1's and 0's in the initial value must be inverted. For example, to change the output waveform shown in Figure 3.9.12 negative logic, change the initial value to 00110111.

The operation will be explained below for channel 04

The output from PG0 (PL) and from the shift alternate register (SA0) for pattern generation is latched on the rising edge of the trigger signal from the timer. The shift direction is set by PG01CR<CCW0>.

direction is set by PG01CR<CCW0>. Figure 3.9.13 shows the block diagram. PG0 output latch Shift alternate register ₫ b7 PG03 л b3 SA03 л b6 **PG02** ➤ PG02 (P62) Internal data bus ∕⊉ b2 SA02 b5 **PG01** PG01 (P61) 1 ∕∎ SA01 л b4 **PG00** PG00 (P60) 1 b0. SA00



Indicates that shifting takes place on the rising

edge of the trigger signal from the timer.

Setting example: To drive channel 0 (PG0) using 4-phase 1 to 2-step excitation (Normal rotation) when timer 0 is selected, set each register as follows.

7	6 5	54	3	2	1	0	
TA01RUN $\leftarrow 0$	XX	хх	_	0	0	0	Stop timer 0, and clear it to zero.
TA01MOD $\leftarrow 0$	0 (	0 0	-	-	0	1	Set 8-bit timer mode and select $\phi$ T1 as the input clock.
TA1FFCR $\leftarrow$ X	х >	хх	1	0	1	0	Clear TA1FF to zero and enable the inversion trigger using timer 0.
TA0REG $\leftarrow *$	* *	* *	*	*	*	*	Set the cycle in the timer register.
PLCR $\leftarrow$ –			1	1	1	1	
PLFC $\leftarrow$ –			1	1	1	1	Set bits PL0 to PL3 to PG0 output.
PLFC2 $\leftarrow$ –			0	0	0	0	
PG01CR $\leftarrow$ -			0	0	1	1	Select PG0 4-phase 1 to 2-step excitation mode
							and normal rotation.
PG0REG $\leftarrow$ 1	1 (	0 (	1	0	0	0	Set an initial value
TA01RUN $\leftarrow$ 0	ХХ	ΧХ	_	1	_	1	Start timer 0.
X: Don't care、-	: No	chan	ge				

(3) Trigger signal from timer

The trigger signal from the timer used by PG is not the same as the trigger signal for the timer flip-flop (TA1FF, TA3FF, TB0FF0, TB0FF1, TB1FF0 and TB1FF1); they differ as shown in Table 3.9.1 depending on the operation mode of the timer.

	TA1FF Inversion	PG Shift
8-bit timer mode	Selected by TA1FFCR <ta1ffis> when the up counter value matches TA0REG or TA1REG value.</ta1ffis>	Selected by TA1FFCR <ta1ffis> when the up counter value matches TA0REG or TA1REG value.</ta1ffis>
16-bit timer mode	When the up counter value matches both TAOREG and TA1REG values (the value of up counter = TA1REG $\times 2^8$ + TA0REG).	When the up counter value matches both TA0REG and TA1REG values (the value of up counter = TA1REG $\times 2^8$ + TA0REG).
PPG output mode	When the up counter value matches both TA0REG and TA1REG.	When the up counter value matches TA1REG value (PPG cycle).
PWM output mode	When the up counter value matches TA0REG value and PWM cycle.	Trigger signal for PG is not generated.

Table 3.9.1 Trigger Signal Selection

Note: To shift PG, TA1FFCR<TA1FFIE> must be set to 1 to enable TA1FF inversion.

PG can be synchronized with the 16-bit timer timer 0/16-bit timer 1. In this case, the PG shift trigger signal from the 16-bit timer is output only when the up counter UC0/UC1 value matches TB0RG1H/L/TB1RG1H/L.

(4) Application of PG and timer output

As explained in the previous section trigger signal from timer, the timings for shifting PG and inverting TFF differ depending on the timer mode. An application which operates PG while operating an 8-bit timer in PPG mode is explained below.

To drive a stepping motor, a synchronizing signal is required for the excitation timing, in addition to the value of each phase (PG output). In this application, port L is used as a stepping motor control port to output a synchronizing signal to the TA1OUT pin (shared with PF1).



# 3.10 Serial Channels (SIO)

TMP92CM27 includes 4 serial I/O channels. Each channel is called SIO0, SIO1, SIO2 and SIO3. For all both channels either UART Mode (Asynchronous transmission) or I/O interface mode (Synchronous transmission) can be selected.



In mode 1 and mode 2 a parity bit can be added. Mode 3 has a wakeup function for making the master controller start slave controllers via a serial link (Multi-controller system).

Figure 3.10.2 and Figure 3.10.3 are block diagrams for each channel. Each channel is structured in prescaler, serial clock generation circuit, receiving buffer and control circuit, and transfer buffer and control circuit.

Serial channels 0 to 3 can be used independently.

All channels operate in the same function except for the following points; hence only the operation of channel 0 is explained below.

	Channel 0	Channel 1	Channel 2	Channel 3
Pin name	TXD0 (PA1)	TXD1 (PA4)	TXD2 (PD4)	TXD3 (PL1)
	RXD0 (PA0)	RXD1 (PA3)	RXD2 (PD3)	RXD3 (PL0)
	CTS0 /SCLK0 (PA2)	CTS1/SCLK1 (PA5)	CTS2 /SCLK2 (PD5)	CTS3 /SCLK3 (PL2)
IrDA mode	Yes	Non	Non	Non

Table 3.10.1 Differences between each Channels

This chapter contains the following sections:

3.10.1 Block Diagram

3.10.2 Operation of Each Circuit

3.10.3 SFRs

3.10.4 Operation in Each Mode

3.10.5 Support for IrDA Mode

• Mode 0 (I/O interface mode)



3.10.1 Block Diagram





Figure 3.10.3 Block Diagram of SIO1



Figure 3.10.4 Block Diagram of SIO2



Figure 3.10.5 Block Diagram of SIO3

## 3.10.2 Operation of Each Circuit

#### (1) Prescaler

There is a 6-bit prescaler for generating a clock to SIO0. The prescaler can be run only case of selecting the baud rate generator as the serial transfer clock.

Table 3.10.2 shows prescaler clock resolution into the baud rate generator.

-						_			
System	Clock Gear		Clock Resolution						
Clock <sysck></sysck>	<gear2:0></gear2:0>	<b>φ</b> Τ0	φ <b>T</b> 2	φT8	фT32				
	000 (fc)	2 ^{2/} fc	2 ⁴ / fc	2 ⁶ / fC	2 ^{8/} fc	$\frown$			
	001 ( ^{fc} / ₂ )	2 ^{3/} fc	2 ⁵ / fc 🔿	2 ⁷ / fc	2 ^{9/} fc	$\langle \rangle$			
	010 ( ^{fc} / ₄ )	2 ⁴ / fc	2 ⁶ / fc	2 ⁸ / fc	2 ¹⁰ / fc	$\sum_{i=1}^{n}$			
0 (fc)	011 ( ^{fc} /8)	2 ^{5/} fc	2 ⁷ (fc//	2 ⁹⁷ fc	2 ^{11/} fc	$\mathcal{D}$			
	100 ( ^{fc} / ₁₆ )	2 ^{6/} fc	2 ⁸ / fc	2 ^{10/} fc	2 ^{12/} fc	UN)			
VVVV Darelt and									

Table 3.10.2	Prescaler Clock Resolution to Baud Rate	Generator
		<i>q qqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqqq</i>

XXX:Don't care

The serial interface baud rate generator selects between 4 clock inputs:  $\phi T0$ ,  $\phi T2$ ,  $\phi T8$ , and  $\phi T32$  among the prescaler outputs.

(2) Baud rate generator

The baud rate generator is a circuit that generates transmission and receiving clocks that determine the transfer rate of the serial channels.

The input clock to the baud rate generator,  $\phi T0$ ,  $\phi T2$ ,  $\phi T3$ , or  $\phi T32$ , is generated by the 6-bit prescaler which is shared by the timers. One of these input clocks is selected using the BR0CR<BR0CK1:0> field in the baud rate generator control register.

The baud rate generator includes a frequency divider, which divides the frequency by 1 or N + (16 - K)/16 to 16 values, determining the transfer rate.

The transfer rate is determined by the settings of BROCR<BROADDE, BROS3:0> and BROADD<BROK3:0>.

- In UART mode
- (1) When BR0CR<BR0ADDE> = 0

The settings BR0ADD<BR0K3:0> are ignored. The baud rate generator divides the selected prescaler clock by N (N = 1, 2, 3 ... 16), which is set in BR0CR<BR0S3:0>.

(2) When BROCR < BROADDE > = 1

The N + (16 - K)/16 division function is enabled. The baud rate generator divides the selected prescaler clock by N + (16 - K)/16 using the value of N (N = 2, 3 ... 15) set in BR0CR<BR0S3:0> and the value of K (K = 1, 2, 3 ... 15) set in BR0ADD<BR0K3:0>.

Note: If N = 1 and N = 16, the N + (16 - K)/16 division function is disabled. Clear BR0CR<BR0ADDE> register to "0".

• In I/O interface mode

The N + (16 - K)/16 division function is not available in I/O interface mode. Clear BR0CR<BR0ADDE> to 0 before dividing by N.

The method for calculating the transfer rate when the baud rate generator is used is explained below.

UART mode

- Baud rate = Input clock of baud rate generator ÷ 16
  - Frequency divider for baud rate generator
- I/O interface mode

Baud rate = Input clock of baud rate generator ÷ 2

Frequency divider for baud rate generator

Integer divider (N divider)

For example, when the  $f_c = 12.288$  MHz, the input clock frequency =  $\phi$ T2, the frequency divider N (BR0CR<BR0S3:0>) = 5, and BR0CR<BR0ADDE> = 0, the baud rate in UART mode is as follows:

```
* Clock state
```

System clock: High speed (fc)

High speed gear: 1 time (fc)

Baud rate = 
$$\frac{10716}{5} \div 16$$

 $= 12.288 \times 10^{6} \div 16 \div 5 \div 16 = 9600$  (bps)

- Note: The N + (16 K)/16 division function is disabled and setting BR0ADD<BR0K3:0> is invalid.
- N + (16 K)/16 divider (UART mode only)

Accordingly, when fc = 4.8 MHz, the input clock frequency =  $\phi$ T0, the frequency divider N (BR0CR<BR0S3:0>) = 7, K (BR0ADD<BR0K3:0>) = 3, and BR0CR<BR0ADDE> = 1, the baud rate is as follows:

* Clock state

System clock: High speed (fc)

High speed gear: 1 time (fc)

Baud rate = 
$$\frac{fc/4}{7 + \frac{(16 - 3)}{16}} \div 16$$
  
=  $4.8 \times 10^6 \div 16 \div (7 + \frac{13}{16}) \div 16 = 9600$  (bps)

Table 3.10.3 and Table 3.10.4 show examples of UART mode transfer rates.

Additionally, the external clock input is available in the serial clock (Serial channels 0 and 1). The method for calculating the baud rate is explained below:

• In UART mode

Baud rate = External clock input frequency ÷ 16

It is necessary to satisfy (External clock input cycle) ≥ 4/fc

# In I/O interface mode

Baud rate = External clock input frequency

It is necessary to satisfy (External clock input cycle)  $\geq$  16/fc

(when using baud rate generater and BR0CR <br0adde> = 0)</br0adde>						
	Input Clock					
fc [MHz]	Divider N	<b>φ</b> Τ0	φT2	<b>∲</b> Т8	φT32	
	(Set to BR0CR <br0s3:0>)</br0s3:0>					
9.830400	2	76.800	19.200	4.800	1.200	
$\uparrow$	4	38.400	9.600	2.400	)) 0.600	
$\uparrow$	8	19.200	4.800	1.200	0.300	
$\uparrow$	0	9.600	2.400	0.600	0.150	
12.288000	5	38.400	9.600	2.400	0.600	
$\uparrow$	A	19.200	4.800	1.200	0.300	
14.745600	2	115.200		7		
$\uparrow$	3	76.800	19.200	4.800	1.200	
$\uparrow$	6	38.400	9.600	2.400	0.600	
$\uparrow$	С	19.200	4.800	1.200	0.300	

Table 3.10.3 UART Baud Rate Selection	
---------------------------------------	--

Note 1: Transfer rates in I/O interface mode are eight times faster than the values given above.

Note 2: The values in this table are calculated for when  $f_{SYS}$  is selected as the system clock,  $f_{SYS}$ /1 is selected as the clock gear.

Table 3.10.4 UART Baud Rate Selection

(when using trigger output of TMRA0 and input clcok of TMRA0 is  $\phi$ T1.)

	(	$\sim$			Unit (kbps)
fc	12.288	)12	9.8304	8	6.144
TA0REG0	MHz	MHz	MHz	MHz	MHz
1H	96		76.8	62.5	48
2H	48	/	38.4	31.25	24
3H	32	31.25			16
4H	24	6	19.2		12
/5H )	19.2	$\sim$ ((/	$\mathbb{Z}$		9.6
8H	12		9.6		6
AH	9.6				4.8
10H	6		4.8		3
14H	4.8				2.4
~ <					

Method for calculating the transfer rate (when TMRA0 is used):

**f**FPt Transfer rate = TAOREG  $\times 2^3 \times 16$ 

Note 1: The TMRA0 match detect signal cannot be used as the transfer clock in I/O interface mode.

Note 2: The values in this table are calculated for when  $f_c$  is selected as the system clock,  $f_c$  is selected as the clock gear.

(3) Serial clock generation circuit

This circuit generates the basic clock for transmitting and receiving data.

In I/O interface mode

In SCLK output mode with the setting SCOCR < IOC > = 0, the basic clock is generated by dividing the output of the baud rate generator by 2, as described previously.

In SCLK input mode with the setting SCOCR<IOC> = 1, the rising edge or falling edge will be detected according to the setting of the SCOCR<SCLKS> register to generate the basic clock.

• In UART mode

The SC0MOD0<SC1:0> setting determines whether the baud rate generator clocks, the internal system clock fSYS, the trigger output signal from TMRA0 or the external clock (SCLK0 pin) is used to generate the basic clock SIOCLK.

(4) Receiving counter

The receiving counter is a 4-bit binary counter used in UART mode that counts up the pulses of the SIOCLK clock. It takes 16 SIOCLK pulses to receive 1 bit of data; each data bit is sampled three times – on the 7th, 8th, and 9th clock cycles.

The value of the data bit is determined from these three samples using the majority rule.

For example, if the data bit is sampled respectively as 1, 0, and 1 on 7th, 8th, and 9th clock cycles, the received data bit is taken to be 1. A data bit sampled as 0, 0, and 1 are taken to be 0.

# (5) Receiving control

• In I/O interface mode

In SCLK output mode with the setting SCOCR < IOC > = 0, the RXD0 pin is sampled on the rising or falling edge of the shift clock which is output on the SCLK0 pin according to the SCOCR < SCLKS > setting.

In SCLK input mode with the setting SCOCR < IOC > = 1, the RXD0 pin is sampled on the rising or falling edge of the SCLK input, according to the SCOCR < SCLKS > setting.

• In UART mode

The receiving control block has a circuit that detects a start bit using the majority rule. Received bits are sampled three times; when two or more out of three samples are 0, the bit is recognized as the start bit and the receiving operation commences.

The values of the data bits that are received are also determined using the majority rule.

(6) The receiving buffers

To prevent overrun errors, the receiving buffers are arranged in a double-buffer structure.

Received data is stored one bit at a time in receiving buffer 1 (which is a shift register). When 7 or 8 bits of data have been stored in receiving buffer 1, the stored data is transferred to receiving buffer 2 (SC0BUF); this causes an INTRX0 interrupt to be generated.

The CPU only reads receiving buffer 2 (SC0BUF). Even before the CPU reads receiving buffer 2 (SC0BUF), the received data can be stored in receiving buffer 1.

However, unless receiving buffer 2 (SC0BUF) is read before all bits of the next data are received by receiving buffer 1, an overrun error occurs. If an overrun error occurs, the contents of receiving buffer 1 will be lost, although the contents of receiving buffer 2 and SC0CR<RB8> will be preserved.

SC0CR<RB8> is used to store either the parity bit – added in 8-bit UART mode – or the most significant bit (MSB) – in 9-bit UART mode.

In 9-bit UART mode the wake-up function for the slave controller is enabled by setting SC0MOD0<WU> to 1; in this mode INTRX0 interrupts occur only when the value of SC0CR<RB8> is 1.

SIO interruption mode can be set up by the SIMC register.

(7) Transmission counter

The transmission counter is a 4-bit binary counter that is used in UART mode and which, like the receiving counter, counts the SIOCLK clock pulses; a TXDCLK pulse is generated every 16 SIOCLK clock pulses.

SIOCLK 15 16 9 10 11 12 13 14 15 16 1 2 3 5 6 7 8 1 2 TXDCLK

Figure 3.10.6 Generation of Transmission Clock

- (8) Transmission controller
  - In I/O interface mode

In SCLK output mode with the setting SC0CR<IOC> = 0, the data in the transmission buffer is output one bit at a time to the TXD0 pin on the rising or falling edge of the shift clock which is output on the SCLK0 pin, according to the SC0CR<SCLKS> setting.

In SCLK input mode with the setting SCOCR < IOC > = 1, the data in the transmission buffer is output one bit at a time on the TXD0 pin on the rising or falling edge of the SCLK0 input, according to the SCOCR < SCLKS > setting.

In UART mode

When transmission data sent from the CPU is written to the transmission buffer, transmission starts on the rising edge of the next TXDCLK, generating a transmission shift clock TXDSFT.

### Handshake function

Serial channels 0 and 1 each has a  $\overline{\text{CTS}}$  pin. Use of this pin allows data can be sent in units of one data format; thus, overrun errors can be avoided. The handshake functions is enabled or disabled by the SC0MOD0<CTSE> setting.

When the  $\overline{\text{CTS0}}$  pin condition is high level, after completed the current data transmission, data transmission is halted until the  $\overline{\text{CTS0}}$  pin state is low again. However, the INTTX0 interrupt is generated, it requests the next send data to the CPU. The next data is written in the transmission buffer and data transmission is halted.

Though there is no  $\overline{\text{RTS}}$  pin, a handshake function can be easily configured by setting any port assigned to be the  $\overline{\text{RTS}}$  function. The  $\overline{\text{RTS}}$  should be output "High" to request send data halt after data receive is completed by software in the receive interrupt routine.



Figure 3.10.8 CTS (Clear to send) Signal Timing
(9) Transmission buffer

The transmission buffer (SC0BUF) shifts out and sends the transmission data written from the CPU form the least significant bit in order. When all the bits are shifted out, the transmission buffer becomes empty and generates an INTTX0 interrupt.

(10) Parity control circuit

When SCOCR<PE> in the serial channel control register is set to 1, it is possible to transmit and receive data with parity. However, parity can be added only in 7-bit UART mode or 8-bit UART mode. The SCOCR<EVEN> field in the serial channel control register allows either even or odd parity to be selected.

In the case of transmission, parity is automatically generated when data is written to the transmission buffer SCOBUF. The data is transmitted after the parity bit has been stored in SCOBUF<TB7> in 7-bit UART mode or in SCOMOD0<TB8> in 8-bit UART mode. SCOCR<PE> and SCOCR<EVEN> must be set before the transmission data is written to the transmission buffer.

In the case of receiving, data is shifted into receiving buffer 1, and the parity is added after the data has been transferred to receiving buffer 2 (SCOBUF), and then compared with SCOBUF<RB7> in 7-bit UART mode or with SCOCR<RB8> in 8-bit UART mode. If they are not equal, a parity error is generated and the SCOCR<PERR> flag is set.

(11) Error flags

Three error flags are provided to increase the reliability of data reception.

1. Overrun error <OERR>

If all the bits of the next data item have been received in receiving buffer 1 while valid data still remains stored in receiving buffer 2 (SC0BUF), an overrun error is generated.

The below is a recommended flow when the overrun-error is generated.

- (INTRX interrupt routine)
- 1) Read receiving buffer
- 2) Read error flag
- 3) if < OERR > = "1"
  - then
  - a) Set to disable receiving (Program "0" to SC0MOD0<RXE>)
  - b) Wait to terminate current frame
  - c) Read receiving buffer
  - d) Read error flag
  - e) Set to enable receiving (Program "1" to SC0MOD0<RXE>)
  - f) Request to transmit again
  - ) Other

2. Parity error <PERR>

The parity generated for the data shifted into receiving buffer 2 (SC0BUF) is compared with the parity bit received via the RXD pin. If they are not equal, a parity error is generated.

3. Framing error <FERR>

The stop bit for the received data is sampled three times around the center. If the majority of the samples are 0, a framing error is generated.

(12) Timing generation

1. In UART mode

Mode	9 Bits	8 Bits + Parity	8 Bits, 7 Bits + Parity, 7 Bits
Interrupt generation timing	Center of last bit (Bit8)	Center of last bit (Parity bit)	Center of stop bit
Framing error generation timing	Center of stop bit	Center of stop bit	Center of stop bit
Parity error generation timing	-	Center of last bit (Parity bit)	Center of stop bit
Overrun error generation timing	Center of last bit (Bit8)	Center of last bit (Parity bit)	Center of stop bit

Note: In 9 Bits mode and 8 Bits + Parity mode, interrupts coincide with the ninth bit pulse. Thus, when servicing the interrupt, it is necessary to wait for a 1-bit period (to allow the stop bit to be transferred) to allow checking for a framing error.

#### Transmission

Mode	9 Bits	8 Bits + Parity	8 Bits, 7 Bits + Parity, 7 Bits
	Just before stop bit is transmitted	Just before stop bit is transmitted	Just before stop bit is transmitted

 $\land$ 

# 2. In I/O interface mode

	Transmission	SCLK output mode	Immediately after last bit data.
	interrupt		(See Figure 3.10.31)
	timing	SCLK input mode	Immediately after rise of last SCLK signal rising mode, or
/	7		immediately after fall in falling mode. (See Figure 3.10.32)
/	Receiving	SCLK output mode	Timing used to transfer received to data receive buffer 2 (SC0BUF)
_	interrupt		(e.g., immediately after last SCLK). (See Figure 3.10.33)
/	timing	SCLK input mode	Timing used to transfer received data to receive buffer 2 (SC0BUF)
			(e.g., immediately after last SCLK). (See Figure 3.10.34)
_		$\frown$	

### 3.10.3 SFRs













Figure 3.10.14 Serial Control Register (for SIO1 and SC1CR)



Figure 3.10.15 Serial Control Register (for SIO2 and SC2CR)



Figure 3.10.16 Serial Control Register (for SIO3 and SC3CR)



Figure 3.10.17 Baud Rate Generator Control (for SIO0, BR0CR, and BR0ADD)



Note2:Set BR1CR <BR1ADDE> to 1 after setting K (K = 1 to 15) to BR1ADD<BR1K3:0> when +(16-K)/16 division function is used.

Figure 3.10.18 Baud Rate Generater Control (for SIO1, BR1CR, and BR1ADD)



Note2:Set BR2CR <BR2ADDE> to 1 after setting K (K = 1 to 15) to BR2ADD<BR2K3:0> when +(16-K)/16 division function is used.

Figure 3.10.19 Baud Rate Generater Control (for SIO2, BR2CR, and BR2ADD)



Note2:Set BR3CR <BR3ADDE> to 1 after setting K (K = 1 to 15) to BR3ADD<BR3K3:0> when +(16-K)/16 division function is used.

Figure 3.10.20 Baud Rate Generater Control (for SIO3, BR3CR, and BR3ADD)





# 3.10.4 Operation in Each Mode

(1) Mode 0 (I/O interface mode)

This mode allows an increase in the number of I/O pins available for transmitting data to or receiving data from an external shift register.

This mode includes the SCLK output mode to output synchronous clock SCLK and SCLK input mode to input external synchronous clock SCLK.







1. Transmission

In SCLK output mode 8-bit data and a synchronous clock are output on the TXD0 and SCLK0 pins respectively each time the CPU writes the data to the transmission buffer. When all data is outputted, INTESO<ITX0C> will be set to generate the INTTX0 interrupt.



Figure 3.10.31 Transmission Operation in I/O Interface Mode (SCLK0 output mode)

In SCLK input mode, 8-bit data is output from the TXD0 pin when the SCLK0 input becomes active after the data has been written to the transmission buffer by the CPU.

When all data is outputted, INTESO<ITX0C> will be set to generate INTTX0 interrupt.



Figure 3.10/32 Transmission Operation in I/O Interface Mode (SCLK0 input mode)

#### 2. Receiving

In SCLK output mode, the synchronous clock is outputted from SCLK0 pin and the data is shifted to receiving buffer 1. This starts when the receive interrupt flag INTESO<IRX0C> is cleared by reading the received data. When 8-bit data are received, the data will be transferred to receiving buffer 2 (SC0BUF according to the timing shown below) and INTESO<IRX0C> will be set to generate INTRX0 interrupt.

The outputting for the first SCLK0 starts by setting SCOMODO<RXE> to 1.





In SCLK input mode, the data is shifted to receiving buffer 1 when the SCLK input becomes active after the receive interrupt flag INTESO<IRX0C> is cleared by reading the received data. When 8-bit data is received, the data will be shifted to receiving buffer 2 (SC0BUF according to the timing shown below) and INTESO<IRX0C> will be set again to be generate INTRX0 interrupt.



Figure 3.10.34 Receiving Operation in I/O Interface Mode (SCLK0 input mode)

Note: If receiving, set to the receive enable state (SC0MOD0<RXE> = 1) in both SCLK input mode and output mode.

3. Transmission and receiving (Full duplex mode)

When the full duplex mode is used, set the level of receive interrupt to "0" and set enable the interrupt level (1 to 6) to the transfer interrupts. In the transfer interrupt program, the receiving operation should be done like the below example before setting the next transfer data.

Example: Channel 0, SCLK output Baud rate = 9600 bps  $f_c = 19.6608 \text{ MHz}$ 

Main routine									
	7	6	5	4	3	2	1	0	
INTES0	х	0	0	1	х	0	0	0	
PACR	_	_	_	_	_	1	1	0	
PAFC	_	_	_	_	_	1	1	1	
PAFC2	х	х	_	_	_	0	_	_	
SC0MOD0	0	0	0	0	0	0	0	0	
SC0MOD1	1	1	0	0	0	0	0	0	
SC0CR	0	0	0	0	0	0	0	0	
BR0CR	0	0	1	1	0	1	0	0	4
SC0MOD0	0	0	1	0	0	0	0	0	_
SC0BUF	*	*	*	*	*	*	*	)*(	

Transmission interrupt routine Acc SC0BUF SC0BUF * * * * * /

X: Don't care, -: No change

Set transmission interrupt level, and disable receiving interrupt. Set to PA0 (RXD0), PA1 (TXD0), and PA2 (SCLK0).

Set to I/O interface mode. Set to full duplex mode. Output SCLK, select rising edge Set to 9600 bps. Set receive to enable. Set transmission data.

Read receiving data. Set transmission data. (2) Mode 1 (7-bit UART mode)

7-bit UART mode is selected by setting serial channel mode register SC0MOD0<SM1:0> to 01.

In this mode, a parity bit can be added. Use of a parity bit is enabled or disabled by the setting of the serial channel control register SCOCR<PE> bit; whether even parity or odd parity will be used is determined by the SCOCR<EVN> setting when SCOCR<PE> is set to 1 (Enabled).

# Example: When transmitting data of the following format, the control registers should be set as described below. This explanation applies to channel 0.



#### (3) Mode 2 (8-bit UART mode)

8-bit UART mode is selected by setting SC0MOD0<SM1:0> to 10. In this mode, a parity bit can be added (Use of a parity bit is enabled or disabled by the setting of SC0CR<PE>); whether even parity or odd parity will be used is determined by the SC0CR<EVEN> setting when SC0CR<PE> is set to 1 (Enabled).

Example: When receiving data of the following format, the control registers should be set as described below.

Start Bit0 12 3 4 5 6 7 Stop Transfer direction (Transfer speed 9600 bps at  $f_c = 19.6608$  MHz)

Main routine

Acc

		7	6	5	4	3	2	1	0		
PACR	←	-	-	_	-	_	_	-	0		
PAFC	←	_	_	_	_	_	_	_	1		
SC0MOD	←	_	0	1	Х	1	0	0	1		
SC0CR	←	Х	0	1	Х		Х	0	0		
BR0CR	←	0	0	0	1	1	0	0	0		
INTES0	←	Х	-	_	_	Х	1	0	0		
Interrupt routine processing											
Acc	← SC0CR AND 00011100										
if Acc	≠	01	her	ηEF	RRC	DR					

Set PA0 (RXD0) to input pin.

Set to 8-bit UART mode, set receives to enable. Add odd parity. Set to 9600 bps. Set INTTX0 interrupt to enable, set to level 4.

Check for error. Read receiving data.

(4) Mode 3 (9-bit UART mode)

X : Don't care, -: No change

← SC0BUF

9-bit UART mode is selected by setting SCOMOD0<SM1:0> to 11. In this mode parity bit cannot be added.

In the case of transmission the MSB (9th bit) is programmed to SCOMOD0<TB8>. In the case of receiving it is stored in SCOCR<RB8>. When the buffer is written and read, the MSB is read or written first, before the rest of the SCOBUF data.

Wakeup function

In 9-bit UART mode, the wakeup function for slave controllers is enabled by setting SCOMOD0<WU> to 1. The interrupt INTRX0 occurs only when <RB8> = 1.



Note: The TXD pin of each slave controller must be in open-drain output mode.

Figure 3.10.35 Serial Link Using Wakeup Function

#### Protocol

- 1. Select 9-bit UART mode on the master and slave controllers.
- 2. Set the SC0MOD0<WU> bit on each slave controller to 1 to enable data receiving.
- 3. The master controller transmits one-frame data including the 8-bit select code for the slave controllers. The MSB (Bit8) <TB8> is set to "1".



- 4. Each slave controller receives the above frame. If it matches with own select code, clears <WU> bit to "0".
- 5. The master controller transmits data to the specified slave controller whose SC0MOD0<WU> bit is cleared to "0". The MSB (Bit8) <TB8> is cleared to "0".

6. The other slave controllers (whose <WU> bits remain at 1) ignore the received data because their MSB (Bit8 or <RB8>) are set to "0", disabling INTRX0 interrupts. The slave controller (<WU> bit = "0") can transmit data to the master controller, and it is possible to indicate the end of data receiving to the master controller by this transmission.





Example: To link two slave controllers serially with the master controller using the system clock f_{SYS} as the transfer clock.

# 3.10.5 Support for IrDA Mode

SIO0 includes support for the IrDA 1.0 infrared data communication specification.Figure 3.10.36 shows the block diagram.





(1) Modulation of transmission data

When the transmission data is 0, output "H" level with either 3/16 or 1/16 times for width of baud-rate (Selectable in software). Moreover, pulse width is chosen in SIROCR<PLSEL>.When data is "1", modem output "L" level.



Figure 3.10.37 Example of Modulation of Transmission Data (SIO0)

(2) Modulation of receiving data

When the receive data has the effective high level pulse width (Software selectable), the modem outputs "0" to SIO0. Otherwise modem outputs "1" to SIO0. Effective pulse width is chosen in SIR0CR<SIR0WD3:0 >.



(3) Data format

Format of transmission/receiving must set to data length 8-bit, without parity bit, 1 bit of stop bit.

Any other settings don't guarantee the normal operation.

(4) SFR

Figure 3.10.39 shows the control register SIR0CR. If change setting this register, must set it after set operation of transmission/receiving to disable (Both <TXEN> and <RXEN> of this register should be clear to 0).

Any changing for this register during transmission or receiving operation doesn't guarantee the normal operation.

The following example describes how to set this register:

- 1) SIO setting ; Set SIO side.
  - $\downarrow$

2)

3)

- LD (SIR0CR), 07H ; Set receiving effect pulse width to 16X+100ns.
- LD (SIR0CR), 37H ; TXEN, RXEN enable the transmission and receiving. ↓
- 4) Transmission/receiving; The modem operates as follows:
  - SIO0 starts transmitting.
  - IR receiver starts receiving.

(5) Notes

1. Making baud rate when using IrDA

In baud rate during using IrDA, must set "01" to SC0MOD0<SC1:0> in SIO by using baud rate generator.

- TA0TRG, fsys, SCLK0 input of except for it can not using.
- 2. Output pulse width and baud rate generator during transmission IrDA
  - As the IrDA 1.0 physical layer specification, the data transfer speed and infra-red pulse width is specified.

~	Transfer Rate	Modulation	Transfer Rate Tolerance (% of Rate)	Minimum of Pulse Width	Typical of Pulse Width 3/16	Maximum of Pulse Width
$\leq$	2.4 kbps	RZI	± 0.87	1.41 μs	78.13 μs	88.55 μs
	9.6 kbps	RZI	± 0.87	1.41 μs	19.53 μs	22.13 μs
$\langle \langle \langle \rangle$	19.2 kbps	RZI	±0.87	1.41 μs	9.77 μs	11.07 μs
$\sim$	38.4 kbps	RZI 🗸	± 0.87	1.41 μs	4.88 μs	5.96 μs
	57.6 kbps	RZI	± 0.87	1.41 μs	3.26 μs	4.34 μs
	115.2 kbps	RZI	$\pm0.87$	1.41 μs	1.63 μs	2.23 μs

~		
Table 3.10.5	Specification	of Transfer Rate and Pulse Width

The infra-red pulse width is specified either baud rate T  $\times$  3/16 or 1.6 µs (1.6 µs is equal to T  $\times$  3/16 pulse width when baud rate is 115.2 kbps).

The TMP92CM27 has function which is selectable the transmission pulse width either 3/16 or 1/16. But T  $\times$  1/16 pulse width can be selected when the baud rate is equal or less than 38.4 kbps only. When 57.6 kbps and 115.2 kbps, the output pulse width should not be set to T  $\times$  1/16.

As the same reason, + (16 - K)/16 division function in the baud rate generator of SIO0 cannot be used to generate 115.2 kbps baud rate.

Also when the 38.4 kbps and 1/16 pulse width, + (16 – K)/16 division function cannot be used.

Table 3.10.6 shows baud rate and pulse width for (16 - K)/16 division function.

Table 3.10.6 Baud Rate and Pulse Width for (16 – K)/16 Division Function

	Output Puls Width		Rate		8 kbps		.4 kbps	19.2 kbps	9.6 kbps	$\overline{\nabla}$	s
	T × 3/16	×			0		0	0		0	
	T × 1/16	-			-		×	o ((	0	0	
	~						:	<ul> <li>Can be used</li> <li>Cannot be us</li> <li>Cannot be se</li> </ul>	ed (16 – K)/1 t to T × 1/16 (	6 division fund	
		7	6	5	5		4	3	2		0
SIR0CR	Bit symbol	PLSEL	RXS	SEL	TXEN	١	RXEN	SIR0WD3	SIR0WD2	SIR0WD1	SIR0WD0
(1207H)	Read/Write				•			R/W	R	$\sim$	r
	After reset	0	(	)	0		20	0	0	) 0	0
	Function	Selection	Receiv	-	Transmis	sion	Receiving	Select receiving	$\frown$		
		transmission pulse width	data lo 0: "H"	-	data	$\left( \right)$	operation	Set effective pu			
		0:3/16	1: "L" p		0: Disable		0: Disable	more than 2x ×	$\sim$ /	00 ns	
		1: 1/16			1: Enable		1:Enable	Can be set: 1 to Cannot be set:			
				/	$\frown$	$\rightarrow$		Carrier De Set	0,15		
		5					x 1 0000 C 0001 Pr 1110 Pr 1111 C 1111 C → Enat	Index Interpret and the set of t	al or more th al or more th peration operation. ignored.)	an 4x + 100 ns	s is effective
				)			0 Di (li	le of transmissions of transmissions of transmiss of the second sec	ion operation ignored.)		
	$\checkmark$		~	7			→ Sele	ct transmission p	oulse width		
							0 P	ulse width of 3/1	6		
								ulse width of 1/1			
						I	min. bit to	ulse width comp ) can be guarant • "1" shortens the	eed with a love duration of i	w baud rate, s nfrared ray ac	etting this

resulting in reduced power dissipation.

Figure 3.10.39 IrDA Control Register0 (for SIO0)

# 3.11 Serial Bus Interface (SBI)

The TMP92CM27 has 2-channel serial bus interface. Serial bus interface (SBI0, SBI1) include following 2 operation modes.

I²C bus mode (Multi master)

Clocked-synchronous 8-bit SIO mode

The serial bus interface is connected to an external device through PC0(SDA0), PC1(SCL0), PC3(SDA1) and PC4(SCL1) in the I²C bus mode; and through PC0(SO0), PC1(SI0), PC2(SCK0), PC3(SO1), PC4(SI1) and PC5(SCK1) in the clocked-synchronous 8 bit SIO mode.

Each of the channels can be operated independently. Since both SBI0 and SBI1 channels operate in the same manner, a channel explains only the case of SBI0.

Each pin is specified as follows: (SBI0)

-			
	PCCR <pc2c, pc0c="" pc1c,=""></pc2c,>	PCFC <pc2f, pc0f="" pc1f,=""></pc2f,>	PCFC2 <pc1f2, pc0f2=""></pc1f2,>
I ² C bus mode	X11	X11	11
Clocked-synchronous 8-bit SIO mode	000(SCK input) 100(SCK output)	111	On(Note)

X: Don't care

Note ) Set PCFC2<PC0F2 > in the clocked-synchronous 8-bit SIO mode to "1" when the oped drain output is necessary.

Each pin is specified as follows: (SBI1)

PCCR <pc5c, pc3c="" pc4c,="">         PCFC<pc5f, pc3f="" pc4f,="">         PCFC2<pc4f2, pc3f2="">           I²C bus mode         X11         X11         11           Clocked-synchronous         000(SCK input)         111         0n(Note)           8-bit SIO mode         100(SCK output)         111         0n(Note)</pc4f2,></pc5f,></pc5c,>				
Clocked-synchronous 000(SCK input) 111 0n(Note)		PCCR <pc5c, pc3c="" pc4c,=""></pc5c,>	PCFC <pc5f, pc3f="" pc4f,=""></pc5f,>	PCFC2 <pc4f2, pc3f2=""></pc4f2,>
111 0n(Note)	I ² C bus mode	X11	X11	11
	-		111	0n(Note)

X: Don't care

Note ) Set PCFC2<PC3F2 > in the clocked-synchronous 8-bit SIO mode to "1" when the oped drain output is necessary.

#### 3.11.1 Configuration



Figure 3.11.2 Serial Bus Interface (SBI1)

# TOSHIBA

#### 3.11.2 Control

The following registers are used to control the serial bus interface and monitor the operation status.

- Serial bus interface control register 1 (SBI0CR1), (SBI1CR1)
- Serial bus interface control register 2 (SBI0CR2), (SBI1CR2)
- Serial bus interface data buffer register (SBI0DBR), (SBI1DBR)
- I²C bus address register (I2C0AR), (I2C1AR)
- Serial bus interface status register (SBI0SR), (SBI1SR)
- Serial bus interface baud rate register 0 (SBI0BR0), (SBI1BR0)
- Serial bus interface baud rate register 1 (SBI0BR1), (SBI1BR1)

The above registers differ depending on a mode to be used.

Refer to Section 3.11.4 "I²C Bus Mode Control Register" and 3.11.7 "Clocked-synchronous 8-Bit SIO Mode Control".

## 3.11.3 Data Format in I²C Bus Mode

Data format in I²C bus mode is shown Figure 3.11.3





# 3.11.4 I²C Bus Mode Control Register

The following registers are used to control and monitor the operation status when using the serial bus interface (SBI0, SBI1) in the  $I^{2}C$  bus mode.

Serial Bus Interface Control Register 1											
		7	6	5	4	3	2	$\overline{\mathbf{A}}$	0		
SBI0CR1 (1240H)	Bit symbol	BC2	BC1	BC0	ACK		SCK2	SCK1	SCK0/ SWRMON		
	Read/Write		W		R/W	Ý	((// SM	/	R/W		
	After reset	0	0	0	0		0	0	0/1 (Note 3)		
Read- modify-write instruction is prohibited.	Function	Select numb (Note 1)	er of transfer	red bits	Acknowledge mode specification 0:Not generate 1:Generate		Internal seria software rese (Note 2)	I clock selection	on and		
					Internal ser	ial clock sele	ction <sck2:0< td=""><td>&gt; at write</td><td>·</td></sck2:0<>	> at write	·		
					$( \land )$	-	z (Note4) z (Note4)	ystem clock: f	c \		
								)	fc/1		
				$( \bigcirc$	011 n	= 8 60	.6 kHz } fo	c = 16 MHz (O	utput to SCL		
					100 n	= 9 30		in)	fo		
					× / /						
							78 kHz )`		,		
			(	()	111 (Res	erved) (Re	served)				
					Software re	eset state mor	nitor <swrm0< td=""><td>DN&gt; at read</td><td></td></swrm0<>	DN> at read			
				$\mathbf{i}$		ing software r					
			$\sim$	$\mathcal{I}$	1 Initi	al data					
		()	7/		$\langle \gamma \rangle$	~					
			$\langle \bigcirc \rangle$			ge mode sele					
				$\langle \langle ($	$\vee$ $\vee$ $\rightarrow$ $\rightarrow$	-	ck pulse for ac		gnal		
		$\bigtriangledown$			Ger	nerate clock to	or acknowledg	e signal			
					<ul> <li>Select num</li> </ul>	ber of bits tra	nsferred				
	~ ~	$\checkmark$		$\mathbb{N}^{-}$			K> = 0	<aci< td=""><td><b>⟨&gt;</b> = 1</td></aci<>	<b>⟨&gt;</b> = 1		
		$\sum$	.(7	$\searrow$	<bc2:0></bc2:0>	Number of clock pulses	Data length	Number of clock	Data length		
~	( )		90		000	8	8	pulses 9	8		
$\sim$	$(\bigcirc)$			$\geq$	000	1	1	2	1		
	$\sum$	$\langle \rangle$	(())	Ŧ	010	2	2	3	2		
$\langle -$	$\rightarrow$	$\langle \nabla \rangle$			011	3	3	4	3		
			$\langle $		100	4	4	5	4		
	$\geq$		$\searrow$		101	5	5	6	5		
					110	6	6	7	6		
					111	7	7	8	7		

Serial Bus Interface Control Register 1

Note 1: Set the <BC2:0> to "000" before switching to a clocked-synchronous 8-bit SIO mode.

Note 2: For the frequency of the SCL line clock, see section 3.11.5 (3) "Serial clock".

Note 3: Initial data of SCK0 is "0", SWRMON is "1".

Note 4: This I2C bus circuit does not support fast mode, it supports standard mode only. The fscl speed can be selected over 100kbps by fc and <SCK2:0>, however it's irregular operation.

Figure 3.11.4 Register for I²C Bus Mode (SBI0, SBI0CR1)



Serial Bus Interface Control Register 1

Note 4: This I2C bus circuit does not support fast mode, it supports standard mode only. The fscl speed can be selected over 100kbps by fc and <SCK2:0>, however it's irregular operation.

Figure 3.11.5 Register for I²C Bus Mode (SBI1, SBI1CR1)





92CM27-266



Figure 3.11.8 Register for I²C Bus Mode (SBI0, SBI0SR)



Figure 3.11.9 Register for I²C Bus Mode (SBI1, SBI1SR)


Figure 3.11.10 Register for I²C Bus Mode (SBI0, SBI0BR0, SBI0BR1, SBI0DBR, I2C0AR)



Figure 3.11.11 Register for I²C Bus Mode (SBI1, SBI1BR0, SBI1BR1, SBI1DBR, I2C1AR)

# 3.11.5 Control in I²C Bus Mode

(1) Acknowledge mode specification

Set the SBI0CR1<ACK> to 1 for operation in the acknowledge mode. The TMP92CM27 generates an additional clock pulse for an acknowledge signal when operating in master mode. In the transmitter mode during the clock pulse cycle, the SDA0 pin is released in order to receive the acknowledge signal from the receiver. In the receiver mode during the clock pulse cycle, the SDA0 pin is set to the low in order to generate the acknowledge signal.

Clear the <ACK> to 0 for operation in the non-acknowledge mode, the TMP92CM27 does not generate a clock pulse for the acknowledge signal when operating in the master mode.

(2) Select number of transfer bits

The SBI0CR1<BC2:0> is used to select a number of bits for next transmission/ receiving data.

Since the  $\langle BC2:0 \rangle$  is cleared to 000 as a start condition, a slave address and direction bit are transferred in 8 bits. Other than these, the  $\langle BC2:0 \rangle$  retains a specified value.

- (3) Serial clock
  - 1. Clock source

The SBI0CR1<SCK2:0> is used to select a maximum transfer frequency outputted on the SCL pin in master mode. Set the baud rates, which have been calculated according to the formula below, to meet the specifications of the I²C bus, such as the smallest pulse width of t_{LOW}.

$(\bigcirc)$ $(\bigcirc)$ $(\bigcirc)$	
$t_{LOW} = 2^{n-1}/f_{SBI}$ SBI0CR1 <sck2:0> n</sck2:0>	
$t_{HIGH} = 2^{n-1}/f_{SBI} + 8/f_{SBI}$ 000 5	
fscl = 1/(t _{LOW} + t _{HIGH} ) 001 6	
f _{SBI} 0107	
- <u>2ⁿ+8</u> 011 8	
100 9	
101 10	)
110 17	I

Note1: fSBI shows fSYS.

Note2: In a setup of prescaler of SYSCR0, the fc/16 mode cannot be used at the time of SBI circuit use.

Figure 3.11.12 Clock Source

2. Clock synchronization

In the I²C bus mode, in order to wired-AND a bus, a master device which pulls down a clock line to low level, in the first place, invalidate a clock pulse of another master device which generates a high-level clock pulse. The master device with a high-level clock pulse needs to detect the situation and implement the following procedure.

The TMP92CM27 has a clock synchronization function for normal data transfer even when more than one master exists on the bus.

The example explains the clock synchronization procedures when two masters simultaneously exist on a bus.



As master A pulls down the internal SCL output to the low level at point "a", the SCL line of the bus becomes the low level. After detecting this situation, master B resets a counter of high-level width of an own clock pulse and sets the internal SCL output to the low level.

Master A finishes counting low-level width of an own clock pulse at point "b" and sets the internal SCL output to the high level. Since master B holds the SCL line of the bus at the low level, master A waits for counting high-level width of an own clock pulse. After master B finishes counting low-level width of an own clock pulse at point "c" and master A detects the SCL line of the bus at the high level, and starts counting high level of an own clock pulse. The clock pulse on the bus is determined by the master device with the shortest high-level width and the master device with the longest low-level width from among those master devices connected to the bus.

(4) Slave address and address recognition mode specification

When the TMP92CM27 is used as a slave device, set the slave address <SA6:0> and <ALS> to the I2COAR. Clear the <ALS> to "0" for the address recognition mode.

(5) Master/slave selection

Set the SBI0CR2<MST> to "1" for operating the TMP92CM27 as a master device. Clear the SBI0CR2<MST> to "0" for operation as a slave device. The <MST> is cleared to "0" by the hardware after a stop condition on the bus is detected or arbitration is lost. (6) Transmitter/receiver selection

Set the SBI0CR2<TRX> to "1" for operating the TMP92CM27 as a transmitter. Clear the <TRX> to "0" for operation as a receiver. In slave mode, when transfer data in addressing format, when received slave address is same value with setting value to I2C0AR, or GENERAL CALL is received (All 8-bit data are "0" after a start condition), the <TRX> is set to "1" by the hardware if the direction bit (R/W) sent from the master device is "1", and <TRX> is cleared to "0" by the hardware if the bit is "0".

In the master mode, after an acknowledge signal is returned from the slave device, the <TRX> is cleared to "0" by the hardware if a transmitted direction bit is "1", and is set to "1" by the hardware if it is "0". When an acknowledge signal is not returned, the current condition is maintained.

The <TRX> is cleared to "0" by the hardware after a stop condition on the bus is detected or arbitration is lost.

(7) Start/stop condition generation

When programmed "1111" to SBIOCR2 <MST, TRX, BB, PIN> in during SBIOSR<BB> is "0", slave address and direction bit which are set to SBIODBR and start condition are output on a bus. And it is necessary to set transmitted data to the data buffer register (SBIODBR) and set "1" to <ACK> beforehand.





When programmed "0" to SBI0CR2<BB> and "111" to <MST, TRX, PIN> in during SBI0SR<BB> is "1", start a sequence of stop condition output. Do not modify the contents of <MST, TRX, BB, and PIN> until a stop condition is generated on a bus.





The state of the bus can be ascertained by reading the contents of SBI0SR<BB>. SBI0SR<BB> will be set to 1 (Bus busy status) if a start condition has been detected on the bus, and will be cleared to 0 if a stop condition has been detected (Bus free status).

In addition, since there is a restrictions matter about stop condition generating in master mode, please refer to 3.11.6.(4) " Stop condition generation ".

(8) Interrupt service requests and interrupt cancellation

When a serial bus interface interrupt request 0 (INTSBI0) occurs, the SBI0SR2 <PIN> is cleared to "0". During the time that the SBI0SR2<PIN> is "0", the SCL line is pulled down to the low level.

The <PIN> is cleared to "0" when end of transmission or receiving 1 word of data. And when writing data to SBI0DBR or reading data from SBI0DBR, <PIN> is set to "1".

The time from the <PIN> being set to "1" until the SCL line is released takes tLOW.

In the address recognition mode (<ALS> = 0), <PIN> is cleared to "0" when the received slave address is the same as the value set at the I2COAR or when a GENERAL CALL is received (All 8-bit data are "0" after a start condition). Although SBI0CR2<PIN> can be set to "1" by the program, the <PIN> is not clear it to "0" when it is programmed "0".

(9) Serial bus interface operation mode selection

SBI0CR2<SBIM1:0> is used to specify the serial bus interface operation mode. Set SBI0CR2<SBIM1:0> to "10" when the device is to be used in I²C bus mode after confirming pin condition of serial bus interface to "H".

Switch a mode to port after confirming a bus is free.

(10) Arbitration lost detection monitor

Since more than one master device can exist simultaneously on the bus in I²C bus mode, a bus arbitration procedure has been implemented in order to guarantee the integrity of transferred data.

Data on the SDA line is used for I²C bus arbitration.

The following shows an example of a bus arbitration procedure when two master devices exist simultaneously on the bus. Master A and master B output the same data until point "a". After master A outputs "L" and master B, "H", the SDA line of the bus is wire-AND and the SDA line is pulled down to the low level by master A. When the SCL line of the bus is pulled up at point b, the slave device reads the data on the SDA line, that is, data in master A. A data transmitted from master B becomes invalid. The state in master B is called "ARBITRATION LOST". Master B device that loses arbitration releases the internal SDA output in order not to affect data transmitted from other masters with arbitration. When more than one master sends the same data at the first word, arbitration occurs continuously after the second word.



Figure 3.11.16 Arbitration Lost

The TMP92CM27 compares the levels on the bus's SDA line with those of the internal SDA output on the rising edge of the SCL line. If the levels do not match, arbitration is lost and SBI0SR<AL> is set to "1".

When SBI0SR<AL> is set to "1", SBI0SR<MST, TRX> are cleared to "00" and the mode is switched to slave receiver mode. Thus, clock output is stopped in data transfer after setting <AL> = "1".

SBI0SR <AL> is cleared to "0" when data is written to or read from SBI0DBR or when data is written to SBI0CR2.



Figure 3.11.17 Example of when TMP92CM27 is a Master Device B (D7A = D7B, D6A = D6B)

(11) Slave address match detection monitor

SBI0SR<AAS> operates following in during slave mode; In address recognition mode (e.g., when I2COAR<ALS> = "0"), when received GENERAL CALL or same slave address with value set to I2COAR, SBI0SR<AAS> is set to "1". When <ALS> = "1", SBI0SR<AAS> is set to "1" after the first word of data has been received. SBI0SR<AAS> is cleared to "0" when data is written to SBI0DBR or read from SBI0DBR.

# (12) GENERAL CALL detection monitor

SBI0SR<AD0> operates following in during slave mode; when received GENERAL CALL (all 8-bit data is "0", after a start condition), SBI0SR<AD0> is set to "1". And SBI0SR<AD0> is cleared to "0" when a start condition or stop condition on the bus is detected.

(13) Last received bit monitor

The value on the SDA line detected on the rising edge of the SCL line is stored in the SBI0SR<LRB>. In the acknowledge mode, immediately after an INTSBI0 interrupt request has been generated, an acknowledge signal is read by reading the contents of the SBI0SR<LRB>.

(14) Software reset function

The software reset function is used to initialize the SBI circuit, when SBI is rocked by external noises, etc.

When write first "10" next "01" to SBI0CR2<SWRST1:0>, reset signal is inputted to serial bus interface circuit, and circuit is initialized. All command registers except SBI0CR2<SBIM1:0> and status flag except SBI0CR2<SBIM1:0> are initialized to value of just after reset. SBI0CR1<SWRMON> is set to "1" automatically when completed initialization of serial bus interface.

(15) Serial bus interface data buffer register (SBI0DBR)

The received data can be read and transmission data can be written by reading or writing SBI0DBR.

In the master mode, after the slave address and the direction bit are set in this register, the start condition is generated.

(16) I²C bus address register (I2C0AR)

I2C0AR<SA6:0> is used to set the slave address when the TMP92CM27 functions as a slave device.

The slave address outputted from the master device is recognized by setting the I2C0AR<ALS> to "0". And, the data format becomes the addressing format. When set <ALS> to "1", the slave address is not recognized, the data format becomes the free data format.

(17) Baud rate register (SBI0BR1)

Write "1" to baud rate circuit control register SBI0BR1<P4EN> before using I²C bus.

(18) Setting register for IDLE2 mode operation (SBI0BR0)

SBI0BR0<I2SBI0> is the register setting operation/stop during IDLE2 mode. Therefore, setting <I2SBI0> is necessary before the HALT instruction is executed.

# 3.11.6 Data Transfer in I²C Bus Mode

(1) Device initialization

In first, set the SBI0BR1<P4EN>, SBI0CR1<ACK, SCK2:0>. Set SBI0BR1<P4EN> to "1" and clear bits 7 to 5 and 3 in the SBI0CR1 to "0".

Next, set a slave address <SA6:0> and the <ALS> (<ALS> = "0" when an addressing format) to the I2C0AR.

And, write "000" to SBI0CR2<MST, TRX, BB>, "1" to <PIN>, "10" to <SBIM1:0> and "00" to <SWRST1:0>. Set initialization status to slave receiver mode by this setting.

- (2) Start condition and slave address generation
  - 1. Master mode

In the master mode, the start condition and the slave address are generated as follows.

In first, check a bus free status (when SBI0SR<BB> = "0"). Set the SBI0CR1<ACK> to "1" (Acknowledge mode) and specify a slave address and a direction bit to be transmitted to the SBI0DBR.

When SBI0SR<BB> = "0", the start condition are generated by writing "1111" to SBI0CR2<MST, TRX, BB, PIN>. Subsequently to the start condition, nine clocks are output from the SCL pin. While eight clocks are output, the slave address and the direction bit which are set to the SBI0DBR. At the 9th clock, the SDA line is released and the acknowledge signal is received from the slave device.

An INTSBI interrupt request generate at the falling edge of the 9th clock. The <PIN> is cleared to "0". In the master mode, the SCL pin is pulled down to the low level while <PIN> is "0". When an interrupt request is generated, the <TRX> is changed according to the direction bit only when an acknowledge signal is returned from the slave device.

2. Slave mode

In the slave mode, the start condition and the slave address are received.

After the start condition is received from the master device, while eight clocks are output from the SCL pin, the slave address and the direction bit that are output from the master device are received.

When a GENERAL CALL or the same address as the slave address set in I2COAR is received, the SDA line is pulled down to the low level at the 9th clock, and the acknowledge signal is output.

An INTSBIO interrupt request is generated on the falling edge of the 9th clock. The <PIN> is cleared to "0". In slave mode the SCL line is pulled down to the low level while the <PIN> = "0".





(3) 1-word data transfer

Check the <MST> by the INTSBI0 interrupt process after the 1-word data transfer is completed, and determine whether the mode is a master or slave.

1. If  $\langle MST \rangle = "1"$  (Master mode)

Check the <TRX> and determine whether the mode is a transmitter or receiver.

<u>When the <TRX> = "1" (Transmitter mode)</u>

Check the <LRB>. When <LRB> is "1", a receiver does not request data. Implement the process to generate a stop condition (Refer to 3.11.6 (4)) and terminate data transfer.

When the <LRB> is "0", the receiver is requests new data. When the next transmitted data is 8 bits, write the transmitted data to SBI0DBR. When the next transmitted data is other than 8 bits, set the <BC2:0> <ACK> and write the transmitted data to SBI0DBR. After written the data, <PIN> becomes "1", a serial clock pulse is generated for transferring a new 1-word of data from the SCL0 pin, and then the 1-word data is transmitted. After the data is transmitted, an INTSBI0 interrupt request generates. The <PIN> becomes "0" and the SCL0 line is pulled down to the low level. If the data to be transferred is more than one word in length, repeat the procedure from the <LRB> checking above.



Figure 3.11.19 Example in which <BC2:0> = "000" and <ACK> = "1" (Transmitter mode)

## When the <TRX> is "0" (Receiver mode)

When the next transmitted data is other than 8 bits, set <BC2:0> <ACK> and read the received data from SBI0DBR to release the SCL0 line (Data which is read immediately after a slave address is sent is undefined). After the data is read, <PIN> becomes "1". Serial clock pulse for transferring new 1 word of data is defined SCL and outputs "L" level from SDA0 pin with acknowledge timing.

An INTSBI0 interrupt request then generates and the <PIN> becomes "0", Then the TMP92CM27 pulls down the SCL pin to the low level. The TMP92CM27 outputs a clock pulse for 1 word of data transfer and the acknowledge signal each time that received data is read from the SBI0DBR.



Figure 3.11.20 Example of when <BC2:0> = "000", <ACK> = "1" (Receiver mode)

In order to terminate the transmission of data to a transmitter, clear <ACK> to "0" before reading data which is 1 word before the last data to be received. The last data word does not generate a clock pulse as the acknowledge signal. After the data has been transmitted and an interrupt request has been generated, set <BC2:0> to "001" and read the data. The TMP92CM27 generates a clock pulse for a 1-bit data transfer. Since the master device is a receiver, the SDA0 line on the bus remains high. The transmitter receives the high signal as an ACK signal. The receiver indicates to the transmitter that the data transfer is completed.

After the one data bit has been received and an interrupt request has been generated, the TMP92CM27 generates a stop condition (See section 3.11.6 (4)) and terminates data transfer.



Figure 3.11.21 Termination of Data Transfer (Master receiver mode)

2. If  $\langle MST \rangle = 0$  (Slave mode)

In the slave mode the TMP92CM27 operates either in normal slave mode or in slave mode after losing arbitration.

In the slave mode, an INTSBI0 interrupt request generate when the TMP92CM27 receives a slave address or a GENERAL CALL from the master device, or when a GENERAL CALL is received and data transfer is completed, or after matching received address. In the master mode, the TMP92CM27 operates in a slave mode if it losing arbitration. An INTSBI0 interrupt request is generated when a word data transfer terminates after losing arbitration. When an INTSBI0 interrupt request is generated the <PIN> is cleared to "0" and the SCL pin is pulled down to the low level. Either reading/writing from/to the SBI0DBR or setting the <PIN> to "1" will release the SCL pin after taking tLOW time.

Check the SBI0SR<AL>, <TRX>, <AAS>, and <AD0> and implements processes according to conditions listed in the next table.

 $( \neg ) \land$ 

<trx></trx>	<al></al>	<aas></aas>	<ad0></ad0>	Conditions	Process
1	1	1	0	The TMP92CM27 detects arbitration lost when transmitting a slave address, and receives a slave address for which the value of the direction bit sent from another master is "1".	Set the number of bits of single word to <bc2:0>, and write the transmit data to SBI0DBR.</bc2:0>
	0	1	0	In salve receiver mode, the TMP92CM27 receives a slave address for which the value of the direction bit sent from the master is "1".	
		0		In salve transmitter mode, transmission of data of single word is terminated.	Check the <lrb>, If <lrb> is set to "1", set <pin> to "1", reset "0" to <trx> and release the bus for the receiver no request next data. If <lrb> was cleared to "0", set bit number of single word to <bc2:0> and write the transmit data to SBI0DBR for the receiver requests next data.</bc2:0></lrb></trx></pin></lrb></lrb>
0	1		1/0	The TMP92CM27 detects arbitration lost when transmitting a slave address, and receives a slave address or GENERAL CALL for which the value of the direction bit sent from another master is "0".	Read the SBI0DBR for setting the <pin> to "1" (Reading dummy data) or set the <pin> to "1".</pin></pin>
		0	0	The TMP92CM27 detects arbitration lost when transmitting a slave address or data, and transfer of word terminates.	
			1/0	In slave receiver mode the TMP92CM27 receives a slave address or GENERAL CALL for which the value of the direction bit sent from the master is "0".	
		0	1/0	In slave receiver mode the TMP92CM27 terminates receiving word data.	Set bit number of single word to <bc2:0>, and read the receiving data from SBI0DBR.</bc2:0>

	-	( )	
Table 3.11.1	Operation i	n the	Slave Mode

(4) Stop condition generation

When SBI0SR<BB> = 1, the sequence for generating a stop condition is started by writing "111" to SBI0CR2<MST, TRX, PIN> and "0" to SBI0CR2<BB>. Do not modify the contents of SBI0CR2<MST, TRX, PIN, BB> until a stop condition has been generated on the bus. When the bus's SCL line has been pulled low by another device, the TMP92CM27 generates a stop condition when the other device has released the SCL line and SDA0 air right.



### (5) Restart

Restart is used during data transfer between a master device and a slave device to change the data transfer direction. The following description explains how to restart when this device is in the master mode.

Clear the SBI0CR2<MST, TRX, BB> to "000" and set the SBI0CR2<PIN> to "1" to release the bus. The SDA0 line remains the high level and the SCL0 pin is released. Since a stop condition is not generated on the bus, other devices assume the bus to be in a busy state. Check the SBI0SR<BB> until it becomes "0" to check that the SCL0 pin of this device is released. Check the <LRB> until it becomes 1 to check that the SCL line on a bus is not pulled down to the low level by other devices. After confirming that the bus stays in a free state, generate a start condition with procedure described in 3.11.6 (2).

In order to meet setup time when restarting, take at least  $4.7 \ \mu s$  of waiting time by software from the time of restarting to confirm that the bus is free until the time to generate the start condition.



# 3.11.7 Clocked-synchronous 8-bit SIO Mode Control

The following registers are used to control and monitor the operation status when the serial bus interface (SBI) is being operated in clocked synchronous 8-bit SIO mode.



Serial Bus Interface 0 Control Register 1

Figure 3.11.25 Register for the SIO Mode (SBI0, SBI0CR1, SBI0DBR)



Serial Bus Interface 1 Control Register 1

92CM27-284





- (1) Serial Clock
  - 1. Clock source

SBI0CR1<SCK2:0> is used to select the following functions:

## Internal clock

In internal clock mode one of seven frequencies can be selected. The serial clock signal is output to the outside on the SCK0 pin. The SCK0 pin goes high when data transfer starts. When the device is writing (in transmit mode) or reading (in receive mode), data cannot follow the serial clock rate, so an automatic wait function is executed which automatically stops the serial clock and holds the next shift operation until reading or writing has been completed.



External clock (<SCK2:0> = "111")

An external clock input via the SCK0 pin is used as the serial clock. In order to ensure the integrity of shift operations, both the high and low-level serial clock pulse widths shown below must be maintained. The maximum data transfer frequency is 1MHz (when  $f_C = 16$  MHz).





# 2. Shift edge

Data is transmitted on the leading edge of the clock and received on the trailing edge.

## Leading edge shift

Data is shifted on the leading edge of the serial clock (on the falling edge of the SCK0 pin input/output).

# <u>Trailing edge shift</u>

Data is shifted on the trailing edge of the serial clock (on the rising edge of the SCK0 pin input/output).



## (2) Transfer modes

The SBI0CR1<SIOM1:0> is used to select a transmit, receive or transmit/receive mode.

1. 8-bit transmit mode

Set a control register to a transmit mode and write transmission data to the SBI0DBR.

After the transmit data has been written, set the SBI0CR1<SIOS> to "1" to start data transfer. The transmitted data is transferred from the SBI0DBR to the shift register and output, starting with the least significant bit (LSB), via the SO0 pin and synchronized with the serial clock. When the transmission data has been transferred to the shift register, the SBI0DBR becomes empty. The INTSBI0 (Buffer empty) interrupt request is generated to request new data.

When the internal clock is used, the serial clock will stop and the automatic wait function will be initiated if new data is not loaded to the data buffer register after the specified 8-bit data is transmitted. When new transmission data is written, the automatic wait function is canceled.

When the external clock is used, data should be written to the SBI0DBR before new data is shifted. The transfer speed is determined by the maximum delay time between the time when an interrupt request is generated and the time when data is written to the SBI0DBR by the interrupt service program.

When the transmit is started, after the SBIOSR<SIOF> goes "1" output from the SOO pin holds final bit of the last data until falling edge of the SCK.

For stopping data transmission, when the <SIOS> is cleared to "0" by the INTSBI0 interrupt service program or when the <SIOINH> is set to "1". When the <SIOS> is cleared to "0", the transmitted mode ends when all data is output. In order to confirm whether data is being transmitted properly by the program, the <SIOF> to be sensed. The SBI0SR<SIOF> is cleared to "0" when transmission has been completed. When the <SIOINH> is set to "1", transmitting datat stops. The <SIOF> turns "0".

When the external clock is used, it is also necessary to clear the <SIOS> to "0" before new data is shifted; otherwise, dummy data is transmitted and operation ends.







2. 8-bit receive mode

Set the control register to receive mode and set the SBI0CR1<SIOS> to "1" for switching to receive mode. Data is received into the shift register via the SI0 pin and synchronized with the serial clock, starting from the least significant bit (LSB). When the 8-bit data is received, the data is transferred from the shift register to the SBI0DBR. The INTSBI0 (Buffer full) interrupt request is generated to request that the received data be read. The data is then read from the SBI0DBR by the interrupt service program.

When the internal clock is used, the serial clock will stop and the automatic wait function will be in effect until the received data is read from the SBI0DBR.

When the external clock is used, since shift operation is synchronized with an external clock pulse, the received data should be read from the SBI0DBR before the next serial clock pulse is input. If the received data is not read, further data to be received is canceled. The maximum transfer speed when an external clock is used is determined by the delay time between the time when an interrupt request is generated and the time when the received data is read.

Receiving of data ends when the  $\langle$ SIOS $\rangle$  is cleared to "0" by the INTSBIO interrupt service program or when the  $\langle$ SIOINH $\rangle$  is set to "1". If  $\langle$ SIOS $\rangle$  is cleared to "0", received data is transferred to the SBIODBR in complete blocks. The received mode ends when the transfer is completed. In order to confirm whether data is being received properly by the program, the SBIOSR $\langle$ SIOF $\rangle$  to be sensed. The  $\langle$ SIOF $\rangle$  is cleared to "0" when receiving is completed. When it is confirmed that receiving has been completed, the last data is read. When the  $\langle$ SIOINH $\rangle$  is set to "1", data receiving stops. The  $\langle$ SIOF $\rangle$  is cleared to "0" (The received data becomes invalid, therefore no need to read it).

Note: When the transfer mode is changed, the contents of the SBI0DBR will be lost. If the mode must be changed, conclude data receiving by clearing the <SIOS> to "0", read the last data, then change the mode.



3. 8-bit transmit/receive mode

Set a control register to a transmit/receive mode and write data to the SBI0DBR. After the data is written, set the SBI0CR1<SIOS> to "1" to start transmitting/receiving. When data is transmitted, the data is output from the SOO pin, starting from the least significant bit (LSB) and synchronized with the leading edge of the serial clock signal. When data is received, the data is input via the SIO pin on the trailing edge of the serial clock signal. 8-bit data is transferred from the shift register to the SBI0DBR and the INTSBI0 interrupt request is generated. The interrupt service program reads the received data from the data buffer register and writes the data which is to be transmitted. The SBI0DBR is used for both transmitting and receiving. Transmitted data should always be written after received data is read.

When the internal clock is used, the automatic wait function will be in effect until the received data is read and the new data is written.

When the external clock is used, since the shift operation is synchronized with the external clock, the received data is read and transmitted data is written before a new shift operation is executed. The maximum transfer speed when the external clock is used is determined by the delay time between the time when an interrupt request is generated and the time at which received data is read and transmitted data is written.

When the transmit is started, after the SBI0SR<SIOF> goes "1" output from the SO0 pin holds final bit of the last data until falling edge of the SCK.

Transmitting/receiving data ends when the  $\langle SIOS \rangle$  is cleared to "0" by the INTSBI0 interrupt service program or when the SBI0CR1 $\langle SIOINH \rangle$  is set to "1". When the  $\langle SIOS \rangle$  is cleared to "0", received data is transferred to the SBI0DBR in complete blocks. The transmit/receive mode ends when the transfer is completed. In order to confirm whether data is being transmitted/received properly by the program, set the SBI0SR to be sensed. The  $\langle SIOF \rangle$  is cleared to "0" when transmitting/receiving is completed. When the  $\langle SIOINH \rangle$  is set to "1", data transmitting/receiving stops. The  $\langle SIOF \rangle$  is then cleared to "0".

Note: When the transfer mode is changed, the contents of the SBI0DBR will be lost. If the mode must be changed, conclude data transmitting/receiving by clearing the <SIOS> to "0", read the last data, and then change the transfer mode.



# 3.12 High Speed SIO (HSC)

TMP92CM27 includes 2 High Speed SIO channels. Each channel is called HSC0 and HSC1. Each channel supports only the master mode in I/O interface mode (synchronous transmission). The features as follows.

- 1) Double buffer (Transmit/Receive)
- 2) Generate CRC7 and CRC16 of Transmit/Receive data
- 3) Baud Rate : 10Mbps max
- 4) MSB/LSB-first
- 5) 8/16bit data length
- 6) Clock Rising/Falling edge
- 7) The interruption function of each 1 channel : INTHSCO/INTHSC1

Read, Mask, Clear interrupt and Clear enable can control each 4 interrupts:

RFR0/1 (Receive buffer of HSC0RD/HSC1RD; Full),

RFW0/1 (Transmission buffer of HSC0TD/HSC1TD: Empty),

REND0/1 (Receive buffer of HSC0RS/HSC1RS: Full),

TEND0/1 (Transmission buffer of HSC0TS/HSC1TS: Empty).

RFR0/1, RFW0/1 can high-speed transaction by micro DMA.

High Speed SIO channels 0 to 1 can be used independently.

All channels operate in the same function except for the following points; hence only the operation of channel 0 is explained below.

	Table 5.12.1 Differences between each charmers							
		HSC0	HSC1					
	Pin name	HSSI0 (PD0)	HSSI1 (PL4)					
		HSSO0 (PD1)	HSSO1 (PL5)					
		HSSCLK0 (PD2)	HSCLK1 (PL6)					
	SFR	HSCOMD (COOH/CO1H)	HSC1MD (C20H/C21H)					
	(address)	HSC0CT (C02H/C03H)	HSC1CT (C22H/C23H)					
$\frown$		HSC0ST (C04H/C05H)	HSC1ST (C24H/C25H)					
		HSC0CR (C06H/C07H)	HSC1CR (C26H/C27H)					
		HSC0IS (C08H/C09H)	HSC1IS (C28H/C29H)					
	$\langle \rangle$	HSCOWE (COAH/COBH)	HSC1WE (C2AH/C2BH)					
(())		HSCOIE (COCH/CODH)	HSC1IE (C2CH/C2DH)					
	$\wedge$ (	HSCOIR (COEH/COFH)	HSC1IR (C2EH/C2FH)					
	$( \land	HSC0TD (C10H/C11H)	HSC1TD (C30H/C31H)					
		HSCORD (C12H/C13H)	HSC1RD (C32H/C33H)					
		HSC0TS (C14H/C15H)	HSC1TS (C34H/C35H)					
$\searrow$	$\rightarrow$	HSC0RS (C16H/C17H)	HSC1RS (C36H/C37H)					

Table 3.12.1 Differences between each Channels

# 3.12.1 Block diagram



The block diagram of each channel is shown in the figure 3.12.1 and figure 3.12.2.





 $\overline{}$ 

# 3.12.2 SFR

SFR is explained below. These are connected to CPU with 16bit data bus.

	(1) Mod	le setting :	register				<			
	Register is for operation mode or clock etc. HSCOMD Register									
		7	6	5	4	3	2		0	
HSC0MD	bit Symbol		XEN0			- <		CLKSEL01		
(0C00H)	Read/Write	$\backslash$	R/W	$\sim$	$\sim$	$\sim$		R/W	OLIVOLLOU	
	After Reset	$\backslash$	0	$\backslash$		$\sim$	$\left( \begin{array}{c} 1 \end{array} \right)$	0	0	
			SYSCK				Select baud		ů – ů	
			0: disable			6	000: Reserv		(5/16	
	Function		1: enable			21	001: f _{SYS} /2	101: f _S		
							010: f _{SYS} /4	111: fs	_{YS} /64	
						$(\overline{\Omega})$	011: f _{SYS} /8	111:Re	served	
		15	14	13	12	$\langle 1 \rangle$	10 🛇	. 9	8	
	bit Symbol	LOOPBACK0	MSB1ST0	DOSTAT0		TCPOL0	RCPOL0	TDINV0	RDINVO	
(0C01H)	Read/Write		R/W	n		$\sim$	R	W N	$\bigcirc$	
	After Reset	0	1	1	24	0	0	0	0	
		LOOPBACK	Start bit for	HSSO0 pin		Synchronous	Synchronous	Invert data	Invert data	
		test mode	transmit/rece	(no transmit)	$\frown$	clock edge	clock edge	During	During	
	Function	0:disbale	ive	0:fixed to "0"		during	during	transmitting	receiving	
		1:enable	0:LSB	1:fixed to "1"	$\rightarrow$	transmitting	receiving	0: disable	0: disable	
			1:MSB			0: fall	0: fall	1: enable	1: enable	
				( )	~	1: rise	1: rise			
			Fig	$\mathcal{Y}$	HSCOME MD Register	0 Register				
	/		(√∕6))	5	4	3	2	1	0	
HSC1MD	bit Symbol	$\sum$	XEN1		1944		CLKSEL12	CLKSEL11	CLKSEL10	
(0C20H)	Read/Write		R/W	Ì	$\mathcal{A}$			R/W		
	After Reset	Å	0		X		1	0	0	
			SYSCK <	1			Select baud	rate		
	~ ~	$\sim$	0: disable				000: Reserv	ed 100: f _{SN}	_{/S} /16	
	Function		1: enable		>		001: f _{SYS} /2	101: f _{S`}	-	
	$\sim$	$\sum$	$\cap$	>	*		010: f _{SYS} /4	111: f _S		
		)	AI				011: f _{SYS} /8	111:Re	servea	
$\sim$	$\mathcal{T}$	15	14	13	12	11	10	9	8	
	bit Symbol	LOOPBACK1	MSB1ST1	DOSTAT1		TCPOL1	RCPOL1	TDINV1	RDINV1	
(0C21H)	Read/Write		RW				R/	W		
	After Reset	0		1		0	0	0	0	
	$\geq$	LOOPBACK	Start bit for	HSSO1 pin		-	Synchronous	Invert data	Invert data	
	~	test mode	transmit/rece	(no transmit)		clock edge	clock edge	During	During	
	Function	0:disbale	ive	0:fixed to "0"		during	during	transmitting	receiving	
		1:enable	0:LSB	1:fixed to "1"		transmitting	receiving	0: disable	0: disable	
			1:MSB			0: fall 1: rise	0: fall 1: rise	1: enable	1: enable	
		1	1	1	1	1: rise	1: rise			

Figure 3.12.4 HSC1MD Register

# (a) <LOOPBACK0>

Because Internal HSSO0 can be input to internal HSSI0, it can be used as test. Please change the setting when transmitting/receiving is not in operation.



Figure 3.12.7 <TCPOL0> Register function

# (f) $\langle TDINV0 \rangle$

Select logical invert/no invert when output transmitted data from HSSO0 pin.

 $Please \ change \ the \ setting \ when \ transmitting/receiving \ is \ not \ in \ operation.$ 

Data that input to CRC calculation circuit is transmission data that is written to HSC0TD. This input data is not corresponded to <TDINV0>.

<TDINV0> is not corresponded to <DOSTAT0>: it set condition of HSSO0 pin when it is not transferred.

# (g) <RDINV0>

Select logical invert/no invert for received data from HSSI0 pin. Please change the setting when transmitting/receiving is not in operation. Data that input to CRC calculation circuit is selected by <RDINV0>.

(h) <XEN0>

Select the operation for the internal clock.

(i) <CLKSEL02:00>

Select baud rate. Baud rate is created from fSYS and settings are in under table. Please change the setting when transmitting/receiving is not in operation.

$\langle \langle \rangle \rangle$	Baud rate [Mbps]		
fSYS=12MHz	fsys =16MHz	$f_{SYS} = 20 MHz$	
6	8	10	
3	4	5	
1.5	2	2.5	
)) 0.75 (	1	1.25	
0.375	0.5	0.625	
0.1875	0.25	0.3125	
	6 3 1.5 0.75 0.375	fSYS =12MHz fSYS =16MHz   6 8   3 4   1.5 2   0.75 1   0.375 0.5	

Table 3.12.2 Example of baud rate



(2) Control Register

Register is for data length or CRC etc.

					OCT Register				
		7	6	5	4	3	2	7	0
HSC0CT	bit Symbol	-	-	UNIT160			ALGNEN0	RXWEN0	RXUEN0
(0C02H)	Read/Write		R/W					(R/W)	>
	After Reset	0	1	0			0	0	0
	Function	Always write "0".	Always write "1".	Data length 0: 8bit 1: 16bit		<	Full duplex alignment 0: disable 1: enable	Sequential receive 0: disable	Receive UNIT 0: disable
							(())	1: enable	1: enable
		15	14	13	12	11	10	9	8
(000011)	bit Symbol	CRC16_7_B0	CRCRX_TX_B0	CRCRESET_B0		A	$\downarrow$	DMAERFW0	DMAERFR0
(0C03H)	Read/Write		R/W			$\mathbb{N}$		R/W/	R/W
	After Reset	0	0	0		177A	4	0	0
		CRC select	CRC data	CRC		$(\vee / ))$	$\bigcirc$	Micro DMA	Micro DMA
		0: CRC7	0: Transmit	calculate				0: Disable	0: Disable
	Europhic a	1: CRC16	1: Receive	register				1: Enable	1: Enable
	Function			0:Reset				$\sim$	
				1:Release		$\sim$	C		
				Reset	$\sim >$		$\left( \overline{\Omega} \right)$		
			Fig	ure 3.12.8	HSC0CT	Register	$\sum$	/	
			Fig	$\bigcirc$	HSC0CT			/	
		7	Fig 6	$\bigcirc$	$\geq$		2	1	0
HSC1CT	bit Symbol	7	-	HSC	CT Register		2 ALGNEN1	1 RXWEN1	0 RXUEN1
HSC1CT (C22H)	bit Symbol Read/Write	7	-	HSC 5	CT Register				-
	-	7  0	6	HSC 5	CT Register			RXWEN1	-
	Read/Write	_	6 R/W	HSC 5 UNIT161	CT Register		ALGNEN1	RXWEN1 R/W	RXUEN1
	Read/Write After Reset	0 Always	6 R/W	HSC 5 UNIT161 0 Data length 0: 8bit	CT Register		ALGNEN1 0 Full duplex alignment	RXWEN1 R/W 0 Sequential receive 0: disable	0 Receive UNIT 0: disable
	Read/Write After Reset	0 Always	6 R/W	HSC 5 UNIT161 0 Data length 0: 8bit	CT Register		ALGNEN1 0 Full duplex alignment 0: disable	RXWEN1 R/W 0 Sequential receive	RXUEN1 0 Receive UNIT
	Read/Write After Reset Function	- 0 Always write "0": 15	6 R/W Always write "1" 14	HSC 5 UNIT161 0 Data length 0: 8bit 1: 16bit 13	1CT Register	3	ALGNEN1 0 Full duplex alignment 0: disable 1: enable	RXWEN1 R/W 0 Sequential receive 0: disable 1: enable 9	RXUEN1 0 Receive UNIT 0: disable 1: enable 8
(C22H)	Read/Write After Reset	0 Always write "0".	6 R/W Always write "1".	HSC 5 UNIT161 0 Data length 0: 8bit 1: 16bit	1CT Register	3	ALGNEN1 0 Full duplex alignment 0: disable 1: enable	RXWEN1 R/W 0 Sequential receive 0: disable 1: enable	RXUEN1 0 Receive UNIT 0: disable 1: enable
(C22H)	Read/Write After Reset Function bit Symbol	- 0 Always write "0": 15	6 R/W Always write "1". 14 CRCRX_TX_B1	HSC 5 UNIT161 0 Data length 0: 8bit 1: 16bit 13	1CT Register	3	ALGNEN1 0 Full duplex alignment 0: disable 1: enable	RXWEN1 R/W 0 Sequential receive 0: disable 1: enable 9 DMAERFW1	RXUEN1 0 Receive UNIT 0: disable 1: enable 8 DMAERFR1
(C22H)	Read/Write After Reset Function bit Symbol Read/Write	- 0 Always write "0". 15 CRC16_7_B1	6 R/W Always write "1" 14 CRCRX_TX_B1 R/W	HSC 5 UNIT161 0 Data length 0: 8bit 1: 16bit 13 CRCRESET_B1	1CT Register	3	ALGNEN1 0 Full duplex alignment 0: disable 1: enable	RXWEN1 R/W 0 Sequential receive 0: disable 1: enable 9 DMAERFW1 R/W	RXUEN1 0 Receive UNIT 0: disable 1: enable 8 DMAERFR1 R/W

Figure 3.12.9 HSC1CT Register

(a) <CRC16_7_B0>

Select CRC7 or CRC16 to calculate.

(b) <CRCRX_TX_B0>

Select input data to CRC calculation circuit.

(c) <CRCRESET_B0>

Initialize CRC calculate register.

The process that calculating CRC16 of transmits data and sending CRC next to transmit data is explained as follows.

- 1. Set HSC0CT<CRC16_7_B0> for select CRC7 or CRC16 and <CRCRX_TX_B0> for select calculating data.
- 2. For reset HSC0CR register, write "1" after set <CRCRESET_B0> to "0".
- 3. Write transmit data to HSC0TD register, and wait for finish transmission all data.
- 4. Read HSC0CR register, and obtain the result of CRC calculation.
- 5. Transmit CRC which is obtained in (4) by the same way as (3).

CRC calculation of receive data is the same process.



## (d) <DMAERFW0>

Set clearing interrupt in CPU to unnecessary because be supported RFW0 interrupt to Micro DMA. If write "1" to, it be set to one-shot interrupt, clearing interrupt by HSCOWE register become to unnecessary. HSCOST<RFW0> flag generate 1-shot interrupt when change from "0" to "1"(Rising).

### (e) <DMAERFR0>

Set clearing interrupt in CPU to unnecessary because be supported RFR0 interrupt to Micro DMA. If write "1" to, it be set to one-shot interrupt, clearing interrupt by HSC0WE register become to unnecessary. HSC0ST<RFR0> flag generate 1-shot interrupt when change from "0" to "1"(Rising).

#### (f) <UNIT160>

Select the length of transmit/receive data. Data length is described as UNIT downward. Please change the setting when transmitting/receiving is not in operation.

#### (g) <ALGNEN0>

Select whether using alignment function for transmit/receive per UNIT during full duplex.

Please change the setting when transmitting/receiving is not/in operation.

#### (h) <RXWEN0>

Set enable/disable of sequential receiving.

## (i) <RXUEN0>

Set enable/disable of receiving operation per UNIT. In case <RXWEN0> = "1", this bit is not valid.

Please change the setting when transmitting/receiving is not in operation.

## [Transmit / receive operation mode]

It is supported 6 operation modes. They are selected in <ALGNEN0>, <RXWEN0> and <RXUEN0> registers.

Operation mode	F (	Register setting		Note
	<algnen0></algnen0>	<rxwen0></rxwen0>	<rxuen0></rxuen0>	
(1) Transmit/UNIT	0	0	0	Transmit written data per UNIT
(2) Sequential transmit	0	0	0	Transmit written data sequentially
(3) Receive UNIT	0	0	1	Receive data of only 1 UNIT
(4) Sequential receive	0	1	0	Receive automatically if buffer has space
(5) Transmit/Receive UNIT		0	1	Transmit/receive 1 UNIT with alignment
with alignment		0	I	per each UNIT
(6) Sequential				Transmit/receive sequentially with
Transmit/Receive UNIT with	1	1	0	alignment per each UNIT
alignment				

Table 3.12.3 transmit/receive operation mode

## Difference between UNIT transmission and Sequential transmission

UNIT transmit mode is transmitted every 1 UNIT by writing data after confirmed HSC0ST<TEND0>=1.The written transmission data is shifted in turn. In hard ware, transmission is kept executing as long as data exists. If it transmit data sequentially, write next data when HSC0TD is empty and HSC0ST<REND0>=1.

UNIT transmission and sequential transmission depend on the way of using. Hardware doesn't depend on.

Figure 3.12.11 show Flow chart of UNIT transmission and Sequential transmission.


Difference between UNIT receive and Sequential receive

UNIT receive is the mode that receiving only 1 UNIT data.

By writing "1" to HSCOCT<RXUEN0>, receives 1UNIT data, and received data is loaded in receive data register (HSCORD). When HSCORD register is read, read it after wrote "0" to HSCOCT<RXUEN0>.

If data was read from HSCORD with the condition HSCOCT<RXE0>= "1", 1 UNIT data is received again automatically. In hardware, this mode receives sequentially by Single buffer.

HSC0ST<REND0> is changed during UNIT receiving.  $\langle$ 

Sequential receive is the mode that receive data and automatically when receive FIFO has space.

Whenever buffer has space, next data is received automatically. Therefore, if data was read after data is loaded in HSCORD, it is received sequentially every UNIT. In hardware, this mode receives sequentially by double buffer.

Figure 3.12.12 show Flow chart of UNIT receive and Sequential receive.



Figure 3.12.12 Flow chart of UNIT receive and Sequential receive

(3) Interrupt, Status register

Read of condition, Mask of condition, Clear interrupt and Clear enable can control each 4 interrupts; RFR0(HSC0RD receiving buffer is full), RFW0(HSC0TD transmission buffer is empty), REND0(HSC0RS receiving buffer is full), TEND0(HSC0TS transmission buffer is empty).

RFR0, RFW0 can high-speed transaction by micro DMA.

Following is description of Interrupt  $\cdot$  status (example RFW0).

Status register HSC0ST<RFW0> show RFW0 (internal signal that show whether transmission data register exist or not). This register is "0" when transmission data exist. This register is "1" when transmission data doesn't exist. It can read internal signal directly. Therefore, it can confirm transmission data at any time.

Interrupt status register HSC0IS<RFWIS0> is set by rising edge of RFW0. This register keeps that condition until write "1" to this register and reset when HSC0WE<RFWWE0> is "1".

RFW0 interrupt generate when interrupt enable register HSC0IE<RFWIE0> is "1". When it is "0", interrupt is not generated.

Interrupt request register HSC0IR<RFWIR0> show whether interrupt is generating or not. Interrupt status write enable register HSC0WE<RFWWE0> set that enables reset for reset interrupts status register by mistake.

Circuit config of transmission data shift register (HSC0TS), receiving register (HSC0RD), receiving data shift register (HSC0RS) are same with above register.

Control register HSC0CT<DMAERFW0>, HSC0CT<DMAERFR0> is register for using micro DMA. When micro DMA transfer is executed by using RFW0 interrupt, set "1" to <DMAERFW0>, and when it is executed by using RFR0 interrupt, set "1" to <DMAERFR0>, and prohibit other interrupt.



Figure 3.12.2 Figurer for interrupt, status

## (3-1) Status register

Register shows 4 status.





## (a) <TEND0>

This bit is set to "0" when valid data to transmit exists in the shift register for transmit. It is set to "1" when finish transmitting all the data.

(b) <REND0>

This bit is set to "0" when receiving is in operation or no valid data exist in receive shift register.

It is set to "1", when valid data exist in receive read register and keep the data without shifting.

It is cleared to "0", when CPU read the data and shift to receive read register.

(c) <RFW0>

After wrote the received data to receive data write register, shift the data to receive data shift register. It keeps "0" until all valid data has moved. And it is set to "1" when it can accept the next data with no valid data.

(d) <RFR0>

This bit is set to "1" when received data is shifted from received data shift register to received data read register and valid data exist. It is set to "0" when the data is read and no valid data.

(3-2) Interrupt status register

Register read 4 interrupt status and clear interrupt.

This register is cleared to "0" by writing "1" to applicable bit. Status of this register show interrupt source state. This register can confirm changing of interrupt condition, even if interrupt enable register is masked.



Figure	3.12.5	HSC0IS	Register
	9 0.12.0	11000,0	109.000

		(	$\overline{0}$	HSC	0IS Register				
		Z	6	5	4	73	2	1	0
HSC1IS	bit Symbol	Ž		K	$\swarrow$	TENDIS1	RENDIS1	RFWIS1	RFRIS1
(0C28H)	Read/Write		7	$\mathcal{P}$	X		R	/W	
	After Reset	$\mathcal{N}$			$\overline{\ }$	0	0	0	0
						Read	Read	Read	Read
	$\sim$					0:no interrupt	0:no interrupt	0:no interrupt	0:nointerrupt
	Function		~		7	1:interrupt	1:interrupt	1:interrupt	1:interrupt
		$\geq$	. ( (	2		Write	Write	Write	Write
	$( \bigcirc )$		<li></li>				0:Don't care		0:Don't care
$\sim$						1:clear	1:clear	1:clear	1:clear
		15	14	13	12	11	10	9	8
	bit Symbol	$\mathcal{A}$	$\mathcal{A}$	$\sum$					
(0C29H)	Read/Write		$\sim$						
	After Reset	/							
	Function		~						

## Figure 3.12.6 HSC1IS Register

## (a) <TENDIS0>

This bit read status of TEND interrupt and clear interrupt. If write this bit, set "1" to HSCOWE<TENDWE0>.

(b) <REMDIS0>

This bit read status of REND interrupt and clear interrupt. If write this bit, set "1" to HSCOWE<RENDWE0>.

(c) <RFWDIS0>

This bit read status of RFW interrupt and clear interrupt. If write this bit, set "1" to HSCOWE<RFWWE0>.

(d) < RFRISO >

This bit read status of RFR interrupt and clear interrupt. If write this bit, set "1" to HSCOWE<RFRWE0>, (3-3) Interrupt status write enable register

Register set clear enable for 4 interrupt stasus bit.



Figure 3.12.21 HSC1WE Register

(a) <TENDWE0>

This bit set clear enable of HSC0IS<TENDIS0>.

(b) <RENDWE0>

This bit set clear enable of HSC0IS<RENDIS0>.

(c) <RFWWE0>

This bit set clear enable of HSC0IS<RFWIS0>.

(d) <RFRWE0>

This bit set clear enable of HSC0IS<RFRIS0>.

(3-4) Interrupt enable register

Register set output enable for 4 interrupt.



Figure 3.12.23 HSC1IE Register

(a) <TENDIE0>

This bit set TEND0 interrupt enable.

(b) <RENDIE0>

This bit set REND0 interrupt enable.

(c) <RFWIE0>

This bit set RFW0 interrupt enable.

(d) <RFRIE0>

This bit set RFR0 interrupt enable.

(3-5) Interrupt request register

Register show generation condition for 4 interrupts.

This regiter read "0" (interrupt doesn't generate) always when Interrupt enable register is masked.

				HSC	0IR Register				>
	/	7	6	5	4	3	2		0
HSC0IR	bit Symbol					TENDIR0	RENDIRO	RFWIR0	RFRIR0
(0C0EH)	Read/Write		/					र ))	
	After Reset					0	>0	0	0
	Function					TEND0 interrupt 0: none	REND0 interrupt 0: none	RFW0 interrupt 0: none	RFR0 interrupt 0: none
						1:generate	1:generate	1:generate	1:generate
	/	15	14	13	12	11	10	9	8
	bit Symbol	/	/	/	/	17744	$\checkmark$	$\searrow$	X
	Read/Write			$\sim$		$\forall \langle \rangle$		$\sim$	7
(0C0FH)	After Reset				$\sim$	$\sim$		N I	$\mathcal{H}$
	Function								
		7	C		1IR Register	_	$\sim$		
HSC1IR	/		6	//5	4	3	2	1	0
	bit Symbol		6	5	-	3			
	bit Symbol Read/Write		6	5	-	<u>```</u>	RENDIR1	RFWIR1	0 RFRIR1
(0C2EH)	Read/Write		6 A	5	-	3 TENDIR1	RENDIR1	RFWIR1	RFRIR1
(002211)	Read/Write After Reset			5	-	3	RENDIR1	RFWIR1	
(002211)	Read/Write			5	-	3 TENDIR1 0 TEND1	RENDIR1 F 0 REND1	RFWIR1 RFW1 interrupt 0: none	RFRIR1 0 RFR1 interrupt 0: none
(00220)	Read/Write After Reset					3 TENDIR1 0 TEND1 interrupt 0: none 1:generate	RENDIR1 0 REND1 interrupt 0: none 1:generate	RFWIR1 RFW1 interrupt 0: none 1:generate	RFRIR1 0 RFR1 interrupt 0: none 1:generate
(002201)	Read/Write After Reset Function	15	6	5	-	3 TENDIR1 0 TEND1 interrupt 0: none	RENDIR1 0 REND1 interrupt 0: none	RFWIR1 RFW1 interrupt 0: none	RFRIR1 0 RFR1 interrupt 0: none
(00200)	Read/Write After Reset Function bit Symbol					3 TENDIR1 0 TEND1 interrupt 0: none 1:generate	RENDIR1 0 REND1 interrupt 0: none 1:generate	RFWIR1 RFW1 interrupt 0: none 1:generate	RFRIR1 0 RFR1 interrupt 0: none 1:generate
	Read/Write After Reset Function bit Symbol Read/Write					3 TENDIR1 0 TEND1 interrupt 0: none 1:generate	RENDIR1 0 REND1 interrupt 0: none 1:generate	RFWIR1 RFW1 interrupt 0: none 1:generate	RFRIR1 0 RFR1 interrupt 0: none 1:generate
(0C2FH)	Read/Write After Reset Function bit Symbol					3 TENDIR1 0 TEND1 interrupt 0: none 1:generate	RENDIR1 0 REND1 interrupt 0: none 1:generate	RFWIR1 RFW1 interrupt 0: none 1:generate	RFRIR1 0 RFR1 interrupt 0: none 1:generate
	Read/Write After Reset Function bit Symbol Read/Write					3 TENDIR1 0 TEND1 interrupt 0: none 1:generate	RENDIR1 0 REND1 interrupt 0: none 1:generate	RFWIR1 RFW1 interrupt 0: none 1:generate	RFRIR1 0 RFR1 interrupt 0: none 1:generate

Figure 3.12.25 HSC1IR Register

# (a) <TENDIR0>

This bit shows condition of TEND0 interrupt generation.

## (b) <TENDIR0>

This bit shows condition of REND0 interrupt generation.

(c) <RFWIR0>

This bit shows condition of RFW0 interrupt generation.

(d) <RFRIR0>

This bit shows condition of RFR0 interrupt generation.

(4) HSCOCR (HSCO CRC register)

Register load result of CRC calculation for transmission/receiving in it.



# (a) <CRCD015:000>

The result that is calculated according to the setting; HSC0CT<CRC16_7_b0>, <CRCRX_TX_B0> and <CRCRESET_B0>, are loaded in this register. In case CRC16, all bits are valid. In case CRC7, lower 7 bits are valid. The flow will be showed to calculate CRC16 of received data for instance by flowchart. Firstly, initialize CRC calculation register by writing <CRCRESET_B0> = "1" after set <CRC16_7_b0> = "1", <CRCRX_TX_B0> = "0", <CRCRESET_B0> = "0". Next, finish transmitting all bits to calculate CRC by writing data in HSC0TD register. Confirming whether receiving is finished or not use HSC0ST<TEND0>. If HSC0CR register was read after finish, CRC16 of transmission data can read. (5) Transmission data register

Register is register for write transmission data.



# (a) <TXD015:000>

This bit is bit for write transmission data. When read, the last written data is read. The data is overwritten when next data was written with condition of this register does not empty. In this case, please write after checked the status of RFW0.

In case HSC0CT<UNIT160>= "1", all bits are valid.

In case HSC0CT<UNIT160>= "0", lower 7 bits are valid.

(6) Receiving data register

Register is register for read receiving data.



(a) <RXD015:000>

HSCORD register is register for reading receiving data. Please read after checked status of RFK.

In case HSC0CT<UNIT160> = "1", all bits are valid. In case HSC0CT<UNIT160> = "0", lower 7 bits are valid. (7) Transmit data shift register

Register change transmission data to serial. This register is used for confirming changing condition when LSI test.



(8) Receive data shift register

Register is register for reading receive data shift register.



## 3.12.3 Operation timing

Following examples show operation timing.



In above condition, HSC0ST<RFW0> flag is set to "0" just after wrote transmission data. When data of HSC0TD register finish shifting to transmission register (HSC0TS), HSC0ST<RFW0> is set to "1", it is informed that can write next transmission data, start transmission clock and data from HSCLK0 pin and HSSO0 pin at same time with inform.

In this case, HSCOIS, HSCOIR change and INTHSCO interrupt generate by synchronization to rising of HSCOST<RFWO> flag. When HSCOIR register is setting to "1", interrupt is not generated even if HSCOST<RFWO> was set to "1".

When finish transmission and lose data that must to transmit to HSC0TD register and HSC0TS register, transmission data and clock are stopped by setting "1" to HSC0ST<TEND0>, and INTHSC0 interrupt is generated at same time. In this case, if HSC0ST<TEND0> is set to "1" at different interrupt source, INTHSC0 is not generated. Therefore must to clear HSC0IS<RFW0> to "0".

-	g condition 2: ansmission in UNIT=8bit, LSB first
HSC0RD Read pulse ——	
HSC0ST <rfr<del>0&gt;</rfr<del>	
HSC0ST <ren<del>D0&gt;</ren<del>	
HSC0IS <rfris0></rfris0>	
HSC0IS <rendis0< td=""><td></td></rendis0<>	
HSCLK0 pin ( <rcpol0>="0")</rcpol0>	
HSCLK0 pin ( <rcpol0>="1")</rcpol0>	
HSSI0 pin	X LSB X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X
	Figure 3.12.37 UNIT receiving (HSC0CT <rxuen0>=1)</rxuen0>

If set HSC0CT<RXUEN0> to "1" without valid receiving data to HSC0RD register (HSC0ST<RFR0>=0), UNIT receiving is started. When receiving is finished and stored receiving data to HSC0RD register, HSC0ST<RFR0> flag is set to "1", and inform that can read receiving data. Just after read HSC0RD register, HSC0ST<RFR0> flag is cleared to "0" and it start receiving next data automatically.

If be finished UNIT receiving, set HSC0CT<RXUEN0> to "0" after confirmed that HSC0ST<RFR0> was set to "1".

92CM27-327

• Setting condition 3: Sequential receiving in UNIT=8 bit, LSB first



HSCOCT<RXWENO> to "1" without valid receiving data in HSCO

If set HSC0CT<RXWEN0> to "1" without valid receiving data in HSC0RD register (HSC0ST<RFR0>=0), sequential receiving is started. When first receiving is finished and stored receiving data to HSC0RD register, HSC0ST<RFR0> flag is set to "1", and inform that can read receiving data. Sequential receiving is received until receiving data is stored to HSC0RD and HSC0RS registers If finished sequential receiving, set HSC0CT<RXWEN0> to "0" after confirmed that HSC0ST<REND0> was set to "1".



If all bits of HSC0IE register are "0" and HSC0CT<DMAERFW0> is "1", transmission is started by writing transmission data to HSC0TD register.

If data of HSC0TD register is shifted to HSC0TS register and HSC0ST<RFW0> is set to "1" and can write next transmission data, INTHSC0 interrupt (RFW0 interrupt) is generated. By starting Micro DMA at this interrupt, can transmit sequential data automatically.

However, If transmit it at Micro DMA, set Micro DMA beforehand.

 Setting condition 5: Receiving by using micro DMA in UNIT=8bit, LSB first

INTHSC0 Interrupt	pulse	
HSC0RD Read pulse		
HSC0ST <rfr0></rfr0>		
HSC0ST <rend0>-</rend0>		
HSC0IS <rfr0></rfr0>		
HSC0IS <rend0></rend0>		$\langle ( ) \rangle$
HSCLK0 pin		
( <rcpol0>= "0") HSCLK0 pin (<rcpol0>= "1")</rcpol0></rcpol0>		
HSSI0 pin		
	Bit0 Bit1 Bit2 Bit3 Bit4 Bit7	Bit0 Bit1 Bit2 Bit3 Bit4 Bit7

Figure 3.12.40 Micro DMA transmission (UNIT receiving (HSC0CT<RFUEN0>=1))

If all bits of HSC0IE register is "0" and HSC0CT<DMAERFR0> is "1", UNIT receiving is started by setting HSC0CT<RXUENO> to "1". If receiving data is stored to HSC0RD register and can read receiving data, INTHSC0 interrupt (RFR0 interrupt) is generated. By starting Micro DMA at this interrupt, it can be received sequential data automatically.

However, If receive it at Micro DMA, set Micro DMA beforehand.

# 3.12.4 Example

Following is discription of HSC0 setting method.

(1) UNIT transmission

This example show case of transmission is executed by following setting, and it is generated INTHSC0 interrupt by finish transmission.

UNIT: 8bit LSB first Baud rate : f_{SYS}/8 Synchronous clock edge: Rising

#### Setting expample

	ld	(pdfc), 0x07	; Port setting PD0: HSSI0, PD1: HSS00, PK7: HSCLK0
	ld	(pdcr), 0x06	; port setting PD0: HSSI0, PD1: HSSO0, PK7: HSCLK0
	ldw	(hsc0ct),0x0040	; Set data length to 8bit
	ldw	(hsc0md),0x2c43	; System clock enable, baud rate selection: f _{SYS} /8
			; LSB first, synchronous clock edge setting: set to Rising
	ld	(hsc0ie),0x08	; Set to TEND0 interrupt enable
	ld	(inteahsc0),0x10	; Set INTHSC0 interrupt level to 1
	ei		; Interrupt enable (iff=0)
loc	р	;C	onfirm that transmission data register doesn't have no transmission data
	bit	1,(hsc0st)	; <rfw0>=1 ?</rfw0>
	jr	z,loop	
		(7/5)	
	ld	(hsc0td),0x3a	Write Transmission data and Start transmission
	://		$\langle ( \checkmark ) \rangle$
	./		
	•		
	~	$\checkmark$	
HSCO		Л	
Write	pulse		$\overline{\uparrow}$
HSCL	K0 ou	tput	
	))		
HSSC	0 out	put	
$ \rightarrow $			$\mathcal{T} = T$
INTH: Interr			
	apr 3i		

Figure 3.12.41 Example of UNIT transmission

## (2) UNIT receiving

This example show case of receiving is executed by following setting, and it is generated INTHSC0 interrupt by finish receiving.

UNIT: 8bit LSB first Baud rate selection : fSYS/8 Synchronous clock edge: Rising

### Setting example

ld (j	pdfc),0x07	; Port setting PD0:HSSI0, PD1:HSSO0, PK7:HSCLK0
ld ()	pdcr),0x06	; Port setting PD0:HSSI0, PD1:HSSO0, PK7:HSCLK0
ldw	(hsc0ct),0x0040	; Set data length to 8bit
ldw	(hsc0md),0x2c43	; System clock enable, baud rate selection : fSYS/8
		; LSB first, synchronous clock edge setting: set to Rising
ld (l	hsc0ie),0x01	; Set to RFR0 interrupt enable
ld (i	inteahsc0),0x10	; Set INTHSC0 interrupt level to 1
ei		; Interrupt enable (iff=0)
	A	
set (	0x0,(hsc0ct)	; Start UNIT receiving
		)) ~~/
	$C \sim$	$\wedge$
HSC0C	т (())	
Write pu		
HSCLK		
HOULK		
HSSI0 ir	nput	
INTHS	C0	
Interrup	ot signal	
HSCOR	D data	XX X 0x3A
$\langle (\bigcirc) \rangle$		
	Figure 3.12.42	Example of UNIT receiving
$\langle - \rangle$		-
	$\sim$	

(3) Sequential transmission

This example show case of transmission is executed by following setting, and it is executed 2byte sequential transmission.



Note: Timing of this figure is an example. There is also that transmission interbal between first byte and sescond byte generate. (High baud rate etc.)

Figure 3.12.43 Example of sequential transmission

(4) Sequential receiving

This example show case of receiving is executed by following setting, and it is executed 2byte sequential receiving.



Figure 3.12.44 Example of sequential receiving

(5) Sequeintial Transmission by using micro DMA

This example show case of sequential transmission of 4byte is executed at using micro DMA by following setting.

UNIT: 8bit LSB first Baud rate : fsys/8 Synchronous clock edge: Rising

#### Setting example

#### Main routine

;-- micro DMA setting --

- ld (dma0v),0x25
- ld wa,0x0003
- ldc dmac0,wa
- ld a,0x08
- ldc dmam0,a
- ld xwa,0x806000
- ldc dmas0,xwa
- ld xwa,0xC10
- ldc dmad0,xwa

;-- SPIC setting --

- ld (pdfc),0x07
- ld (pdcr),0x06
- ldw (hsc0ct),0x0040
- ldw (hsc0md),0x2c43
- ld (hsc0ie),0x00
- set 1,(hsc0ct+1)
- ld (intetc01),0x01
- $\searrow$
- loop1: bit 1,(hsc0st)
  - z,loop1

  - ld (hsc0td),0x3a
- Interrupt routine (INTTC0)
- loop2:

èi

- bit 1,(hsc0st)
- jr z,loop2 bit 3.(hsc0st)
  - 3,(hsc0st)
- jr z,loop2
- nop .

- ; Set micro DMA0 to INTHSC0
- ; Set number of micro DMA transmission to that number -1 (third time)
- ; micro DMA mode setting: source INC mode, 1 byte transfer
- ; Set source address
- Set source address to HSC0TD register
- ; Port setting PD0:HSSI0, PD1:HSSO0, PK7:HSCLK0 ; Port setting PD0:HSSI0, PD1:HSSO0, PK7:HSCLK0
- ; Set data length to 8bit
- ; System clock enable, baud rate selection:  $f_{\mbox{\scriptsize SYS}}/8$
- ; LSB first, synchronous clock edge setting: set to Rising
- ;Set to interrupt disable
- ; Set micro DMA operation by RFW0 to enable
- ; Set INTTC0 interrupt level to 1
- ; Interrupt enable (iff=0)

; Confirm that transmission data register doesn't have no transmission data ; <RFW0>=1 ?

; Write Transmission data and Start transmission

; <RFW0> = 1 ?

; <TEND0> = 1 ?

(6) UNIT receiving by using micro DMA

This example show case of UNIT receiving sequentially 4byte is executed at using micro DMA by following setting.

UNIT: 8bit LSB first Baud rate : fsys/8 Synchronous clock edge: Rising

#### Setting example

#### Main routine

- ;-- micro DMA setting -
  - ld (dma0v),0x25
  - ld wa,0x0003
  - ldc dmac0,wa
  - ld a,0x00
  - ldc dmam0,a
  - xwa,0xC12 ld
  - ldc dmas0,xwa
  - xwa,0x807000 ld
  - ldc dmad0,xwa

;-- SPIC setting --

- (pdfc),0x07 ld
- (pdcr),0x06 ld
- (hsc0ct),0x0040 ldw (hsc0md),0x2c43 ldw
- 1d
- set
- ld (intetc01),0x01

èi

- 0x0,(hsc0ct) set
- Interrupt routine (INTTC0)
- loop2:
  - 0,(hsc0st) bit
  - z,loop2 jr 0,(hsc0ct) res
  - ld a,(hsc0rd)
  - nop

- ; Set micro DMA0 to INTHSC0
- ; Set number of micro DMA transmission to that number -1 (third time)
- ; micro DMA mode setting: source INC mode, 1 byte transfer
- ; Set source address to HSC0RD register
- Set source address

Port setting PD0:HSSI0, PD1:HSSO0, PD2:HSCLK0 ; Port setting PD0:HSSI0, PD1:HSSO0, PD2:HSCLK0

- ; Set data length to 8bit
- ; System clock enable, baud rate selection: fsys/8
- ; LSB first, synchronous clock edge setting: set to Rising
- Set to interrupt disable
- ; Set micro DMA operation by RFR0 to enable
- Set INTTC0 interrupt level to 1
- ; Interrupt enable (iff=0)
- ; Start UNIT receiving
- ; Wait receiving finish case of UNIT receiving
- ; <RFR0> = 1 ?
- ; UNIT receiving disable
- ; Read last receiving data

(hsc0ie),0x00 0,(hsc0ct+1)

# 3.13 SDRAM Controller (SDRAMC)

TMP92CM27 includes SDRAM controller which supports SDRAM access by CPU. The features are as follows.

(1) Support SDRAM

**	
Data rate type:	Only SDR (Single data rate) type
Bulk of memory:	16/64 Mbits
Number of banks:	2/4 banks
Width of data bus:	16 bit
Read burst length:	1 word/full page
Write mode:	Single/burst

(2) Support Initialize sequence command

All banks precharge command 8 times auto refresh command Mode Register setting command

(3) Access mode

	CPU Access
Read burst length	1 word/full page
Addressing mode	Sequential
CAS latency (clock)	2
Write mode	Single/burst

(4) Access cycle

```
CPU Access (Read/write)
  Read cycle:
  Write cycle:
  Data size:
```

1 word- 4 states/full page - 1 state Single - 3 states/burst - 1 state 8 bits/16 bits/32 bits

- (5) Refresh cycle auto generate
  - Auto refresh is generated during except SDRAM access.
  - Refresh interval is programmable, •
  - Self refresh is supported ٠

Note 1: Condition of SDRAM's area set by CS3 setting of memory controller.

# 3.13.1 Control Registers

Figure 3.13.1 shows the SDRAMC control registers. Setting these registers controls the operation of SDRAMC.

			SDRA	AM Access		gister i			
		7	6	5	4	3	2	7	0
SDACR1	Bit symbol	-	-	SMRD	SWRC	SBST	SBL1	SBL0	SMAC
(0250H)	Read/Write			•	R/	W	a		
	After reset	0	0	0	0	0	$(\sqrt{1})$	0	0
	Function	Always	Always	Mode	Write	Burst stop	Select burst	length	SDRAM
		write "0"	write "0"	register recovery	recovery time	command	(Note 1)		controller
				time	0: 1 clock	0: Precharge all	00: Reserved		0: Disable 1: Enable
				0: 1 clock	1: 2 clocks	1: Burst stop	01: Full-page write	e read, burst	1: Enable
				1: 2 clocks		4	10: 1-word re	ead, single	
							write		$\sim$
					((	$7/^{\sim}$	11: Full-page write	e read, single	>
						$\bigcirc$		4A	· · · · ·
			•	0		nging <sbl1:< td=""><td></td><td>$\langle \neg \bigcirc \rangle$</td><td>e read" to</td></sbl1:<>		$\langle \neg \bigcirc \rangle$	e read" to
	"	'1-word read",	take care set	tting. Please r	efer to "3.13.3	3 4) Limitation	point to use S	DRAM".	
			000				$(\bigcirc)$		
	<u> </u>		SDRA	AM Access	<u> </u>	gister 2		/	
		7	6	5	4	3 (	2	1	0
SDACR2	Bit symbol				SBS	SDRS1	SDRSO	SMUXW1	SMUXW0
(0251H)	Read/Write				$\sim$ /		R/W		_
	After reset								
	/			$\sim$	0	0	0	0	0
	Function			$\square$	Number of	Select ROW	address size	Select addre	0 ess multiplex
				$\bigcirc$	Number of banks	Select ROW 00: 2048 rov	address size vs (11 bits)	Select addre	ess multiplex
			(	$\bigcirc$	Number of banks 0: 2 banks	Select ROW 00: 2048 rov 01: 4096 rov	address size vs (11 bits) vs (12 bits)	Select addre type 00: TypeA (/	ess multiplex
					Number of banks	Select ROW 00: 2048 rov 01: 4096 rov 10: 8192 rov	address size vs (11 bits) vs (12 bits) vs (13 bits)	Select addre type 00: TypeA (/ 01: TypeB (/	A9-)
			C		Number of banks 0: 2 banks	Select ROW 00: 2048 rov 01: 4096 rov	address size vs (11 bits) vs (12 bits) vs (13 bits)	Select addre type 00: TypeA (/	ess multiplex 49-) 410-) 411-)
					Number of banks 0: 2 banks	Select ROW 00: 2048 rov 01: 4096 rov 10: 8192 rov	address size vs (11 bits) vs (12 bits) vs (13 bits)	Select addre type 00: TypeA (/ 01: TypeB (/ 10: TypeC (/	ess multiplex 49-) 410-) 411-)
			SDR	AM Refrest	Number of banks 0: 2 banks 1: 4 banks	Select ROW 00: 2048 rov 01: 4096 rov 10: 8192 rov 11: Reserve	address size vs (11 bits) vs (12 bits) vs (13 bits)	Select addre type 00: TypeA (/ 01: TypeB (/ 10: TypeC (/	ess multiplex 49-) 410-) 411-)
			SDR/	AM Refrest	Number of banks 0: 2 banks 1: 4 banks	Select ROW 00: 2048 rov 01: 4096 rov 10: 8192 rov 11: Reserve	address size vs (11 bits) vs (12 bits) vs (13 bits)	Select addre type 00: TypeA (/ 01: TypeB (/ 10: TypeC (/	ess multiplex 49-) 410-) 411-)
SDRCR					Number of banks 0: 2 banks 1: 4 banks	Select ROW 00: 2048 rov 01: 4096 rov 10: 8192 rov 11: Reserve egister	address size vs (11 bits) vs (12 bits) vs (13 bits) d	Select addre type 00: TypeA (/ 01: TypeB (/ 10: TypeC (/ 11: Reserve	A9-) A10-) A11-) d
SDRCR (0252H)	Function	R/W			Number of banks 0: 2 banks 1: 4 banks Control R	Select ROW 00: 2048 rov 01: 4096 rov 10: 8192 rov 11: Reserve egister 3	address size vs (11 bits) vs (12 bits) vs (13 bits) d 2	Select addre type 00: TypeA (/ 01: TypeB (/ 10: TypeC (/ 11: Reserve	ess multiplex 49-) 410-) 411-) d
	Function Bit symbol Read/Write After reset	R/W 0			Number of banks 0: 2 banks 1: 4 banks Control R 4 SSAE	Select ROW 00: 2048 rov 01: 4096 rov 10: 8192 rov 11: Reserve egister 3 SRS2 0	address size vs (11 bits) vs (12 bits) vs (13 bits) d 2 SRS1 R/W 0	Select addre type 00: TypeA (/ 01: TypeB (/ 10: TypeC (/ 11: Reserve	ess multiplex 49-) 410-) 411-) d
	Function Bit symbol Read/Write	R/W 0 Always			Number of banks 0: 2 banks 1: 4 banks Control R 4 SSAE 1 SR Auto	Select ROW 00: 2048 rov 01: 4096 rov 10: 8192 rov 11: Reserve egister 3 SRS2 0 Refresh inter	address size vs (11 bits) vs (12 bits) vs (13 bits) d 2 SRS1 R/W 0 val	Select addre type 00: TypeA (/ 01: TypeB (/ 10: TypeC (/ 11: Reserve 1 SRS0 0	0 Auto
	Function Bit symbol Read/Write After reset	R/W 0			Number of banks 0: 2 banks 1: 4 banks Control R 4 SSAE	Select ROW 00: 2048 rov 01: 4096 rov 10: 8192 rov 11: Reserve egister 3 SRS2 0 Refresh inter 000: 47 state	2 SRS1 R/W 0 val us 100: 15	Select addre type 00: TypeA (/ 01: TypeB (/ 10: TypeC (/ 11: Reserve 1 SRS0 0 56 states	A9-) A10-) A11-) d SRC 0 Auto refresh
	Function Bit symbol Read/Write After reset	R/W 0 Always			Number of banks 0: 2 banks 1: 4 banks Control R 4 SSAE 1 SR Auto Exit	Select ROW 00: 2048 rov 01: 4096 rov 10: 8192 rov 11: Reserve egister 3 SRS2 0 Refresh inter 000: 47 state 001: 78 state	2 SRS1 R/W 0 val us 100: 15 SRS1 R/W 0 val us 100: 15 us 101: 15 u	Select addre type 00: TypeA (/ 01: TypeB (/ 10: TypeC (/ 11: Reserve 1 1 SRS0 0 56 states 95 states	A9-) A10-) A11-) d 0 SRC 0 Auto refresh 0: Disable
	Function Bit symbol Read/Write After reset	R/W 0 Always			Number of banks 0: 2 banks 1: 4 banks Control R 4 SSAE 1 SR Auto Exit function	Select ROW 00: 2048 rov 01: 4096 rov 10: 8192 rov 11: Reserve egister 3 SRS2 0 Refresh inter 000: 47 state 001: 78 state 010: 97 state	2 (11 bits) vs (11 bits) vs (12 bits) vs (13 bits) d 2 SRS1 R/W 0 val vs 100: 11 vs 101: 12 vs 110: 24	Select addre type 00: TypeA (/ 01: TypeB (/ 10: TypeC (/ 11: Reserve 1 1 SRS0 0 56 states 95 states 49 states	A9-) A10-) A11-) d SRC 0 Auto refresh
	Function Bit symbol Read/Write After reset	R/W 0 Always			Number of banks 0: 2 banks 1: 4 banks Control R 4 SSAE 1 SR Auto Exit function 0: Disable	Select ROW 00: 2048 rov 01: 4096 rov 10: 8192 rov 11: Reserve egister 3 SRS2 0 Refresh inter 000: 47 state 001: 78 state	2 (11 bits) vs (11 bits) vs (12 bits) vs (13 bits) d 2 SRS1 R/W 0 val vs 100: 11 vs 101: 12 vs 110: 24	Select addre type 00: TypeA (/ 01: TypeB (/ 10: TypeC (/ 11: Reserve 1 1 SRS0 0 56 states 95 states	A9-) A10-) A11-) d SRC 0 Auto refresh 0: Disable
	Function Bit symbol Read/Write After reset	R/W 0 Always			Number of banks 0: 2 banks 1: 4 banks Control R 4 SSAE 1 SR Auto Exit function 0: Disable	Select ROW 00: 2048 rov 01: 4096 rov 10: 8192 rov 11: Reserve egister 3 SRS2 0 Refresh inter 000: 47 state 001: 78 state 010: 97 state	2 (11 bits) vs (11 bits) vs (12 bits) vs (13 bits) d 2 SRS1 R/W 0 val vs 100: 11 vs 101: 12 vs 110: 24	Select addre type 00: TypeA (/ 01: TypeB (/ 10: TypeC (/ 11: Reserve 1 1 SRS0 0 56 states 95 states 49 states	A9-) A10-) A11-) d SRC 0 Auto refresh 0: Disable
	Function Bit symbol Read/Write After reset	R/W 0 Always			Number of banks 0: 2 banks 1: 4 banks Control R 4 SSAE 1 SR Auto Exit function 0: Disable	Select ROW 00: 2048 rov 01: 4096 rov 10: 8192 rov 11: Reserve egister 3 SRS2 0 Refresh inter 000: 47 state 001: 78 state 010: 97 state	2 (11 bits) vs (11 bits) vs (12 bits) vs (13 bits) d 2 SRS1 R/W 0 val vs 100: 11 vs 101: 12 vs 110: 24	Select addre type 00: TypeA (/ 01: TypeB (/ 10: TypeC (/ 11: Reserve 1 1 SRS0 0 56 states 95 states 49 states	A9-) A10-) A11-) d SRC 0 Auto refresh 0: Disable

		7	6	5	4	3	2	1	0
SDCMM	Bit symbol	/	/	/	/		SCMM2	SCMM1	SCMM0
(0253H)	Read/Write	/	/	/	/		$\sim$	R/W	
	After reset						0	0	0
	Function						a. Precha b. 8 times c. Set mo 100: Set moo 101: Execute	e 2) cute e initialize com arge all banks s auto refresh ode register de register e self refresh E e self refresh E	Entry

SDRAM Command Register

Note 1: <SCMM2:0> is cleared to "000" after a command is executed. But <SCMM2:0> is not cleared by executing the self refresh Entry command. It is cleared by executing the self refresh Exit command.

Note 2: When command except the self refresh Exit command is executed, write command after checking that <SCMM2:0> are "000".

Figure 3.13.1 SDRAM Control Registers

# 3.13.2 Operation Description

(1) Memory access control

Access controller is enabled when SDACR1<SMAC> = 1. And then SDRAM control signals ( $\overline{SDCS}$ ,  $\overline{SDRAS}$ ,  $\overline{SDCAS}$ ,  $\overline{SDWE}$ , SDLLDQM, SDLUDQM, SDCLK and SDCKE) are operating during the time CPU accesses CS3 area.

In the access cycle, outputs row/column multiplex address through A0 to A15 pin. And multiplex width is decided by setting SDACR2<SMUXW0^{:1>}. The relation between multiplex width and row/column address is shown in Table.

TMP92CM27	Address of SDRAM Access Cycle							
Pin Name		Row Address		Column Address				
	TypeA <smuxw> "00"</smuxw>	TypeB <smuxw> "01"</smuxw>	TypeC <smuxw> "10"</smuxw>	16-Bit Data Bus Width B1CSH <bnbus> = "01"</bnbus>	32-Bit Data Bus Width B1CSH <bnbus> = "10"</bnbus>			
A0	A9	A10	A11 ((	A1 (	A2			
A1	A10	A11	A12	A2	A3			
A2	A11	A12	A13	A3	A4			
A3	A12	A13	A14	A4 /	A5			
A4	A13	A14	A15	A5 (	A6			
A5	A14	A15	A16	A6	A7			
A6	A15	A16	A17	(A7/)	A8			
A7	A16	A17	A18	A8	A9			
A8	A17	A18 🗸 🤇	A19	A9	A10			
A9	A18	A19	A20	A10	A11			
A10	A19	A20	A21	AP	AP			
A11	A20	A21	A22					
A12	A21	A22	A23	$\sim$				
A13	A22	A23	EA24	Row a	ddress			
A14	A23	EA24	EA25					
A15	EA24	EA25	EA26	$\sim$				

Table 3.13.1 Address Multiple	ЭX
-------------------------------	----

Burst length of SDRAM read/write by CPU can be select by setting SDACR1<SBL1:0>.

SDRAM access cycle is shown in Table 3.13.2 and Table 3.13.3.

SDRAM access cycle number is not depending on B3CSL registers setting.

In the full page burst read/write cycle, a mode register set cycle and a precharge cycle are inserted automatically to cycle front and back.

(2) Instruction executing on SDRAM

CPU can be executed instructions that are asserted to SDRAM. However, below function is not operated.

a) Executing HALT instruction

b) Executing instructions that write to SDCMM register

When the above mentioned is operated, it is necessary to execute it by another memory such as built-in RAM.


 $\label{eq:Figure 3.13.3} \mbox{ Timing of CPU Write Cycle} $$ (Structure of Data Bus: 16 bits $$ \times 1$, operand Size: 2 bytes, address: 2n + 0) $$ (Structure of Data Bus: 16 bits $$ \times 1$, operand Size: 2 bytes, address: 2n + 0] $$ (Structure of Data Bus: 16 bits $$ \times 1$, operand Size: 2 bytes, address: 2n + 0] $$ (Structure of Data Bus: 16 bits $$ \times 1$, operand Size: 2 bytes, address: 2n + 0] $$ (Structure of Data Bus: 16 bits $$ \times 1$, operand Size: 2 bytes, address: 2n + 0] $$ (Structure of Data Bus: 16 bits $$ \times 1$, operand Size: 2 bytes, address: 2n + 0] $$ (Structure of Data Bus: 16 bits $$ \times 1$, operand Size: 2 bytes, address: 2n + 0] $$ (Structure of Data Bus: 16 bits $$ \times 1$, operand Size: 2 bytes, address: 2n + 0] $$ (Structure of Data Bus: 16 bits $$ \times 1$, operand Size: 2 bytes, address: 2n + 0] $$ (Structure of Data Bus: 16 bits $$ \times 1$, operand Size: 2 bytes, address: 2n + 0] $$ (Structure of Data Bus: 16 bits $$ \times 1$, operand Size: 2 bytes, address: 2n + 0] $$ (Structure of Data Bus: 16 bits $$ \times 1$, operand Size: 2 bytes, address: 2n + 0] $$ (Structure of Data Bus: 16 bits $$ \times 1$, operand Size: 2 bytes, address: 2n + 0] $$ (Structure of Data Bus: 16 bits $$ \times 1$, operand Size: 2 bytes, address: 2n + 0] $$ (Structure of Data Bus: 16 bits $$ \times 1$, operand Size: 2 bytes, address: 2n + 0] $$ (Structure of Data Bus: 16 bits $$ \times 1$, operand Size: 2 bytes, address: 2n + 0] $$ (Structure of Data Bus: 16 bits $$ \times 1$, operand Size: 2 bytes, address: 2n + 0] $$ (Structure of Data Bus: 16 bits $$ \times 1$, operand Size: 2 bytes, address: 2n + 0] $$ (Structure of Data Bus: 16 bits $$ \times 1$, operand Size: 2 bytes, address: 2n + 0] $$ (Structure of Data Bus: 16 bits $$ \times 1$, operand Size: 2 bytes, address: 2n + 0] $$ (Structure of Data Bus: 16 bits $$ (Structure of Data Bus$ 

#### (3) Refresh control

This LSI supports two refresh commands of auto refresh and self refresh.

(a) Auto refresh

The auto refresh command is generated intervals that set to SDRCR<SRS2:0> automatically by setting SDRCR<SRC> to "1". The generation interval can be set between 47 to 312 states (2.4  $\mu$ s to 15.6  $\mu$ s at f_{SYS} = 20 MHz).

CPU operation (instruction fetch and execution) stops while performing the auto refresh command. The auto refresh cycle is shown in Figure 3.13.4 and the auto refresh generation interval is shown in Table 3.13.2. Auto self refresh doesn't operate at IDLE1 mode and STOP mode. It can be used only with CPU operation NORMAL mode or IDLE2 mode.



Table 3.13.2 Refresh Cycle Insertion Interval (Unit: µs)

	SDR	SDRCR <srs2:0></srs2:0>			f _{SYS} Frequency (System clock)							
	SRS2	SRS1	SRS0	Interval (State)	6 MHz	10 MHz	12.5 MHz	15 MHz	17.5 MHz	20 MHz		
	0		0	47	7.8	4.7	3.8	3.1	2.7	2.4		
	0	O	1	78	13.0	7.8	6.2	5.2	4.5	3.9		
$\langle$	0	>_1	0	97	16.2	9.7	7.8	6.5	5.5	4.9		
	0	1	1	124	20.7	12.4	9.9	8.3	7.1	6.2		
	1	0	0	156	26.0	15.6	12.5	10.4	8.9	7.8		
	1	0	1	195	32.5	19.5	15.6	13.0	11.1	9.8		
	1	1	0	249	41.5	24.9	19.9	16.6	14.2	12.4		
	1	1	1	312	52.0	31.2	25.0	20.8	17.8	15.6		

(b) Self refresh

The self refresh command is generated by making it to SDCMM<SCMM2:0> to "101". The self refresh cycle is shown in Figure 3.13.5. During self refresh Entry, refresh is performed inside SDRAM (an auto refresh command is not needed).

- Note 1: When stand-by mode is cancelled by a reset, the I/O registers are initialized, therefore, auto refresh is not performed.
- Note 2: During self refresh Entry, it cannot be accessed to SDRAM.
- Note 3: After the self refresh Entry command, shift CPU to IDLE1 or STOP mode. When during setting HALT instruction and SDCMM <SCMM2:0> to "101", execute NOP (more than 10 bytes) or another instructions.



Self-Refresh condition is released by executing Serf-Refresh command. Way to execute Self-Refresh EXIT command is 2 ways: write "110" to SDCMM<SCMM2:0>, or execute EXIT automatically by synchronizing to releasing HALT condition. Both ways, after it executes Auto-Refresh at once just after Self-Refresh EXIT, it executes Auto-Refresh at setting condition. When it became EXIT by writing "110" to <SCMM2:0>, <SCMM2:0> is cleared to "000".

EXIT command that synchronize to release HALT condition can be prohibited by setting SDRCR<SSAE> to "0". If don't set to EXIT automatically, set to prohibit. If using condition of SDRAM is satisfied by operation clock frequency (clock gear down, SLOW mode condition and so on) is falling, set to prohibit. Figure 3.13.6 shows execution flow in this case.



Figure 3.13.6 Execution flow example (Execute HALT instruction at low-speed clock).

LOOP1:				
	LDB	A, (SDCMM)	;	Check the command register clear
	ANDB	A, 00000111B	;	
	J	NZ, LOOP1	;	
	LDW	(SDRCR), 0000010100000011B	;	Auto Exit disable→ Self refresh Entry
	NOP×10 LD	(SYSCR1), XXXXX001B		Wait Self refresh Entry command executing fc/2
	HALT NOP		;	Self refresh Exit (Internal signal only)
	LD LD LD	(SYSCR1), XXXXX000B (SDCMM), 00000110B (SDRCR), 00011B		fc Self refresh Exit (command) Auto Exit enable
			>	
		$\bigcirc$		
		$\bigcirc$		
			~ (	
			- (Z	

(4) SDRAM initialize

After released reset, it can generate the following cycle that is needed to SDRAM. The cycle is shown in Figure 3.13.7.

- 1. Precharge all banks
- 2. The auto refresh cycle of 8 cycles
- 3. Set a Mode register

The above cycle is generated by setting SDCMM<SCMM2:0> to "001".

While performing this cycle, operation (an instruction fetch, command execution) of CPU is stopped.

In addition, before execute an initialization cycle, set port as SDRAM control signal and an address signal (A0 to A15).

After the initialization cycle was finished, SDCMM<SCMM2:0> is set to "000" automatically.



(5) Connection example

The example of connection with SDRAM is shown in Table 3.13.3 and Figure 3.13.8.



Table 3.13.3 Connection with SDRAM





## 3.13.3 Limitation point to use SDRAM

There are some points to notice when using SDRAMC. Please refer to the section under below and please be careful.

1. WAIT access

When it uses SDRAM, some limitation is added if it access to memory except SDRAM. In N-WAIT setting of this LSI, if setting time is inserted as external WAIT, set time less than Auto Refresh cycle (Auto Refresh function that is controlled by SDRAM controller)  $\times$  8190.

2. Execution of SDRAM command before HALT instruction (SR (Self refresh)-Entry, Initialize, Mode-set)

When command that SDRAM controller has (SR-Entry, Initialize and Mode-set) is executed, execution time is needed few states.

Therefore, when HALT instruction is executed after the SDRAM command, please insert NOP more than 10 bytes or other 10 instructions before executing HALT instruction.

3. AR (Auto Refresh) interval time

When using SDRAM, set CPU clock that satisfy minimum operation frequency for SDRAM and minimum refresh cycle.

When SLOW mode is used by using SDRAM or it use system that clock gear may become down, consider AR cycle for SDRAM.

When AR cycle is changed, set to disable by writing "0" to SDRCR<SRC>.

4. Note of when changing access mode

If changing access mode from "full page read" to "1 word read", execute following program. This program must not execute on the SDRAM.



## 3.14 Analog/Digital Converter

The TMP92CM27 incorporates a 10-bit successive approximation-type analog/digital converter (AD converter) with 12-channel analog input.

Figure 3.14.1 is a block diagram of the AD converter. The 12-channel analog input pins (AN0 to AN11) are shared with the input-only port M and port N so they can be used as an input port.

Note: When IDLE2, IDLE1, or STOP mode is selected, as to reduce the power, with some timings the system may enter a standby mode even though the internal comparator is still enabled. Therefore be sure to check that AD converter operations are halted before a HALT instruction is executed.



Figure 3.14.1 Block Diagram of AD Converter

#### 3.14.1 Analog/Digital Converter Registers

The AD converter is controlled by the three AD mode control registers: ADMOD0, ADMOD1, and ADMOD2. The 24 AD conversion data result registers (ADREG0H/L to ADREGBH/L) store the results of AD conversion.

Figure 3.14.2 to Figure 3.14.6 shows the registers related to the AD converter.







AD Mode Control Register 1

Note: As pin AN11 also functions as the ADTRG input pin, do not set ADMOD1<ADCH3:0> ="1011" when using ADTRG with ADMOD2<ADTRGE> set to "1".

Figure 3.14.3 Register for AD Converter (2)





Figure 3.144.5 Register for AD Converter (4)

AD conversion result		7	6	5	4	3	2	1	0
register High	bit Symbol	ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02
ADREG0H	Read/Write				F	ł			
(12A1H)	After reset				Unde	fined			
	bit Symbol	ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12
ADREG1H	Read/Write					2			
(12A3H)	After reset				Unde	fined	>		
	bit Symbol	ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22
ADREG2H	Read/Write				F		( ))		
(12A5H)	After reset		-	-	Unde	fined	$\searrow$	-	
	bit Symbol	ADR39	ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32
ADREG3H	Read/Write								
(12A7H)	After reset					fined			
	bit Symbol	ADR49	ADR48	ADR47	ADR46	ADR45	ADR44	ADR43	ADR42
ADREG4H	Read/Write				( (				
(12A9H)	After reset					fined			-
	bit Symbol	ADR59	ADR58	ADR57	ADR56	ADR55	ADR54	ADR53	ADR52
ADREG5H	Read/Write					2		$ ( \ )$	
(12ABH)	After reset					fined			/
	bit Symbol	ADR69	ADR68	ADR67	ADR66	ADR65	ADR64	ADR63	ADR62
ADREG6H	Read/Write			((/	7 <u></u> F		$-(\bigcirc)$		
(12ADH)	After reset					fined 🚫			
	bit Symbol	ADR79	ADR78	ADR77	ADR76	ADR75	ADR74	ADR73	ADR72
ADREG7H	Read/Write			( )	F			<u> </u>	
(12AFH)	After reset					fined		r	
	bit Symbol	ADR89	ADR88	ADR87	ADR86	ADR85	ADR84	ADR83	ADR82
ADREG8H	Read/Write			<u> </u>		2	$\sim$		
(12B1H)	After reset	10000		10000		fined		10000	10000
ADREG9H	bit Symbol	ADR99	ADR98	ADR97	ADR96	ADR95	ADR94	ADR93	ADR92
(12B3H)	Read/Write		$ \rightarrow -$	~					
(,	After reset					fined			
ADREGAH	bit Symbol	ADRA9	ADRA8	ADRA7	ADRA6	ADRA5	ADRA4	ADRA3	ADRA2
(12B5H)	Read/Write After reset	$( \cap )$				fined			
(122011)		ADRB9	ADRB8	ADRB7	ADRB6	ADRB5	ADRB4	ADRB3	ADRB2
ADREGBH	bit Symbol Read/Write	ADRDa	ADRBO	ADRBI	ADROO		ADKD4	ADR B3	ADRBZ
(12B7H)	After reset					fined			
(12011)	Andricadi				Unde	anneu			
		$\bigcirc$		(2)		•			
				/ /	$\rightarrow$	ł			
	((// 5)			Stores Hig	her 8 bits o	f AD conve	ersion resul	t	
	$\langle C \rangle$		6	$\sum$					
	9	8 7	6 5	4 3	2 1	0			
Channel x conversion									
		$\langle =$	$\rightarrow$	,	/ <b></b>				
		OREGxH 7 6 5	4 3	2 1 0	<b>▼</b>	6 5 4	4 3 2	ADREGxL	
$\frown$	Г		NII						
			$\overline{\bigtriangledown}$			¥_	<u> </u>		
	/	$\overline{}$							
	$\sim$	(							
$\sim$	<ul> <li>Bits 5 to</li> </ul>	1 are alway	s read as	1					
	Dita o to	i ale alway	3 1640 43						
	> (	\) ~	∙ Bit∩ i	s the AD co	onversion o	lata storao	e flag < ADI	RxRF> W/	ien the AD
	$\left( \right) \left( \right)$	))				0	Ũ		
	$\sim$	)	conv	ersion resu	It is stored	I, the flag	is set to 1	. When ei	ther of the
	$\langle \rangle$		regis	ters (ADRE	GxH, ADR	EGxL) is re	ad, the flag	g is cleared	to 0.
			0 -						
$\sim$	~			Figure 3	.14.6	Register	for AD C	onverter	(5)

- 3.14.2 Description of Operation
  - (1) Analog reference voltage

A high-level analog reference voltage is applied to the AVCC pin; a low-level analog reference voltage is applied to the AVSS pin. To perform AD conversion, the reference voltage, the difference between AVCC and AVSS, is divided by 1024 using string resistance. The result of the division is then compared with the analog input voltage.

To turn off the switch between AVCC and AVSS, program a 0 to ADMOD1<VREFON> in AD mode control register 1. To start AD conversion in the OFF state, first write a 1 to ADMOD1<VREFON>, wait 3  $\mu$ s until the internal reference voltage stabilizes (This is not related to f_c), then set ADMOD0<ADS> to 1.

(2) Analog input channel selection

The analog input channel selection varies depends on the operation mode of the AD converter.

- In analog input channel fixed mode (ADMOD0<SCAN> = "0") Setting ADMOD1<ADCH3:0> selects one of the input pins AN0 to AN11 as the input channel.
- In analog input channel scan mode (ADMOD0<SCAN> = 1) Setting ADMOD1<ADCH3:0> selects one of the 12 scan modes.

Table 3.14.1 illustrates analog input channel selection in each operation mode.

On a reset, ADMOD0<SCAN> is cleared to "0" and ADMOD1<ADCH3:0> is initialized to "0000". Thus pin ANO is selected as the fixed input channel. Pins not used as analog input channels can be used as standard input port pins.

	Table 3.14.1 Analog Input Channel Selection									
	<adch3 0="" to=""></adch3>	Channel fixed <scan> = "0"</scan>	Channel scan <scan> = "1"</scan>							
	0000	ANO C	ANO							
	0001	)) AN1	$ANO \rightarrow AN1$							
	0010	AN2 (7/	$\wedge$ AN0 $\rightarrow$ AN1 $\rightarrow$ AN2							
4	0011	AN3	AN0 $\rightarrow$ AN1 $\rightarrow$ AN2 $\rightarrow$ AN3							
	0100	AN4	$AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$							
			$\rightarrow AN4$							
	0101	AN5	$AN0 \to AN1 \to AN2 \to AN3$							
$\langle \rangle$			$\rightarrow AN4 \rightarrow AN5$							
	0110	AN6	$AN0 \to AN1 \to AN2 \to AN3$							
			$\rightarrow AN4 \rightarrow AN5 \rightarrow AN6$							
$\bigcirc$	0111	AN7	$AN0 \to AN1 \to AN2 \to AN3$							
$\searrow$			$\rightarrow$ AN4 $\rightarrow$ AN5 $\rightarrow$ AN6 $\rightarrow$ AN7							
$\bigcirc$	1000	AN8	$ANO \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$							
$\cdot$		$\bigcirc$	$\rightarrow$ AN4 $\rightarrow$ AN5 $\rightarrow$ AN6 $\rightarrow$ AN7							
			$\rightarrow$ AN8							
	1001	AN9	$AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$							
			$\rightarrow$ AN4 $\rightarrow$ AN5 $\rightarrow$ AN6 $\rightarrow$ AN7 $\rightarrow$ AN8 $\rightarrow$ AN9							
	1010	4140								
	1010	AN10	$AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$ $\rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7$							
			$\rightarrow$ AN4 $\rightarrow$ AN5 $\rightarrow$ AN6 $\rightarrow$ AN7 $\rightarrow$ AN8 $\rightarrow$ AN9 $\rightarrow$ AN10							
	1011	AN11	$ANO \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$							
	1011	ANTI	$ANO \rightarrow ANT \rightarrow ANZ \rightarrow ANS$ $\rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7$							
			$\rightarrow$ AN4 $\rightarrow$ AN5 $\rightarrow$ AN6 $\rightarrow$ AN7 $\rightarrow$ AN8 $\rightarrow$ AN9 $\rightarrow$ AN10 $\rightarrow$ AN11							
			/////o /////o //////o ///////							

Table 3.14.1 Analog Input Channel Selection

(3) Starting AD conversion

To start AD conversion, program "1" to ADMOD0<ADS> in AD mode control register 0, or ADMOD2<ADTRGE> in AD mode control register 1 and input falling edge on ADTRG pin. When AD conversion starts, the AD conversion busy flag ADMOD0<ADBF> will be set to "1", indicating that AD conversion is in progress.

(4) AD conversion modes and the AD conversion end interrupt

The four AD conversion modes are:

- Channel fixed single conversion mode
- Channel scan single conversion mode
- Channel fixed repeat conversion mode
- Channel scan repeat conversion mode

The ADMOD0<REPEAT> and ADMOD0<SCAN> settings in AD mode control register 0 determine the AD mode setting.

Completion of AD conversion triggers an INTAD conversion end interrupt request. Also, ADMOD0<EOCF> will be set to "1" to indicate that AD conversion has been completed.

a. Channel fixed single conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to "00" selects conversion channel fixed single conversion mode.

In this mode data on one specified channel is converted once only. When the conversion has been completed, the ADMODO<EOCF> flag is set to "1", ADMODO<ADBF> is cleared to "0", and an INTAD interrupt request is generated.

b. Channel scan single conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to "01" selects conversion channel scan single conversion mode.

In this mode data on the specified scan channels is converted once only. When scan conversion has been completed, ADMOD0<EOCF> is set to "1", ADMOD0<ADBF> is cleared to "0", and an INTAD interrupt request is generated. c. Channel fixed repeat conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to "10" selects conversion channel fixed repeat conversion mode.

In this mode data on one specified channel is converted repeatedly. When conversion has been completed, ADMOD0<EOCF> is set to "1" and ADMOD0<ADBF> is not cleared to "0" but held at "1". INTAD interrupt request generation timing is determined by the setting of ADMOD0<ITM0>.

Clearing <ITM0> to "0" generates an interrupt request every time an AD conversion is completed.

Setting <ITM0> to "1" generates an interrupt request on completion of every fourth conversion.

d. Channel scan repeat conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to "11" selects conversion channel scan repeat conversion mode.

In this mode data on the specified scan channels is converted repeatedly. When each scan conversion has been completed, ADMOD0<EOCF> is set to "1" and an INTAD interrupt request is generated. ADMOD0<ADBF> is not cleared to "0" but held at "1".

To stop conversion in a repeat conversion mode (e.g., in cases c and d), program a "0" to ADMODO<REPEAT>. After the current conversion has been completed, the repeat conversion mode terminates and ADMODO<ADBF> is cleared to "0".

Switching to a halt state (IDLE2 mode with ADMOD1<I2AD> cleared to "0", IDLE1 mode or STOP mode) immediately stops operation of the AD converter even when AD conversion is still in progress. In repeat conversion modes (e.g., in cases c and d), when the halt is released, conversion restarts from the beginning. In single conversion modes (e.g., in cases a and b), conversion does not restart when the halt is released (The converter remains stopped).

Table 3.14.2 shows the relationship between the AD conversion modes and interrupt requests.

Mode	Interrupt Request	ADMOD0					
Miloub	Generation	<itm0></itm0>	<repeat></repeat>	<scan></scan>			
Channel fixed single conversion mode	After completion of conversion	х	0	0			
Channel scan single conversion mode	After completion of scan conversion	х	0	1			
Channel fixed repeat	Every conversion	0	1	0			
conversion mode	Every forth conversion	1	I	0			
Channel scan repeat conversion mode	After completion of every scan conversion	х	1	1			

Table 3.14.2 Relationship between the AD Conversion Modes and Interrupt Requests AD

X: Don't care

#### (5) AD conversion time

99 states (4.95  $\mu s$  at  $f_{\rm sys}$  = 20 MHz) are required for the AD conversion of one channel.

(6) Storing and reading the results of AD conversion

The AD conversion data upper and lower registers (ADREG0H/L to ADREGBH/L) store the results of AD conversion. (ADREG0H/L to ADREGBH/L are read-only registers.)

In channel fixed repeat conversion mode, the conversion results are stored successively in registers ADREG0H/L to ADREG3H/L. In other modes the AN0 to AN11 conversion results are stored in ADREG0H/L to ADREGBH/L respectively.

Table 3.14.3 shows the correspondence between the analog input channels and the registers which are used to hold the results of AD conversion.

Table 3.14.3 Correspondence between Analog Input Channel and AD Conversion Result Register

Analog Input	AD Conversion	Result Register			
Channel (Port G / Port L)	Conversion Modes Other than at Right	Channel Fixed Repeat Conversion Mode (ADMOD0 <itm0>= "1")</itm0>			
AN0	ADREG0H/L				
AN1	ADREG1H/L	(7/5)			
AN2	ADREG2H/L	$\langle \bigcirc \rangle$			
AN3	ADREG3H/L				
AN4	ADREG4H/L				
AN5	ADREG5H/L	ADREGOH/L			
AN6	ADREG6H/L	ADREGONIE			
AN7	ADREG7H/L	ADREG1H/L			
AN8	) ADREG8H/L				
AN9	ADREG9H/L	ADREG2H/L			
AN10	ADREGAH/L				
AN11	ADREGBH/L	ADREG3H/L —			

<ADRxRF>, bit0 of the AD conversion data lower register, is used as the AD conversion data storage flag. The storage flag indicates whether the AD conversion result register has been read or not. When a conversion result is stored in the AD conversion result register, the flag is set to "1". When either of the AD conversion result registers (ADREGxH or ADREGxL) is read, the flag is cleared to "0".

Reading the AD conversion result also clears the AD conversion end flag ADMOD0<EOCF> to "0".

#### Example:

1. Convert the analog input voltage on the AN3 pin and write the result, to memory address 2800H using the AD interrupt (INTAD) processing routine.

```
Setting of main routine
              7 6 5 4 3 2 1 0
INTEPAD \leftarrow X -
                                           Enable INTAD and set it to interrupt level 4.
                    – – X 1
                                0 0
ADMOD1 ← 1 1 0 0 0 0 1 1
                                           Set pin AN3 to the analog input channel.
ADMOD0 \leftarrow X X 0 0 0 0 1
                                           Start conversion in channel fixed single conversion
                                           mode.
Interrupt routine processing example
                                           Read value of ADREG3L, ADREG3H to general
WA
          ← ADREG3H/L
                                           purpose register WA (16 bits).
                                           Shift contents read into WA six times to right and
WA
          > > 6
                                           zero-fill upper bits.
                                           Write contents of WA to memory address 2800H.
(2800H)
              WA
```

2. Converts repeatedly the analog input voltages on the three pins AN0, AN1, and AN2, using channel scan repeat conversion mode.



## 3.15 Digital/Analog Converter

8-bit resolution D/A converter of 2 channels is built into and it has the following features.

- 8-bit resolution D/A converter with two internal channels.
- A full range Buffer AMP is built in each channel.
- The standby can be set to each channel by the control register.

## 3.15.1 Operation

Control register 0 DACnCNT0<OPn><REFONn> is set to "11". Output CODE is set to output register DACnREG. And, the output voltage corresponding to CODE appears to output pin DAOUTn by doing "1" to Control register 1 DACnCNT1<VALIDn> in write. When <VALIDn> is not set, the value of the output register is not reflected in DAOUTn. Therefore, set DACnCNT1<VALIDn> after the data of eight bits is updated without fail in DACnREG when you renew CODE. When "1" is written to <VALIDn>, the data of DACnREG takes in to a DA converter as 8 bit data, and recognizes as CODE. Moreover, DACnCNT0<OPn> output DAOUTn becomes High-Z by setting it as "0". Iref is cut by setting DACnCNT0<OPn> to "0", and current consumption can be reduced. The setting of DACnCNT0<OPn><REFONn > is needed before the HALT instruction is executed because the output voltage corresponding to CODE is output from output terminal DAOUTn after the HALT instruction is executed.

FigureFigure 3.15.1 is block diagram if the D/A converter.

Note: From DAOUTn, "1" is outputted from from immediately after setting DACnCNT0 <OPn> as "1." Then, the value set up by DACnREG is outputted from DAOUTn.





DACOCNT1 (12E1H) Bit Symbol VALIDO Read/Write R/W R/W R/W R/W W After reset 0 0 0 0 0 0 0 Function Always Always write "0" write "0" 0: Don't care 1: Output register DACOREG DACOREG DACOREG DACOREG DACOREG 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			7	6	5	4	3	2	1	0	
ReadWrite         R/W         R/W         R/W         W         W           After reset         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 <td>DAC0CNT1</td> <td>Bit Symbol</td> <td></td> <td></td> <td></td> <td>_</td> <td>, </td> <td></td> <td>$\sim$</td> <td>-</td>	DAC0CNT1	Bit Symbol				_	, 		$\sim$	-	
After reset       0       0       0       0       0         Function       Always						R/W					
Function         Always write '0'         Always write '0'         Always write '0'         Always write '0'         Always write '0'         Output write '0'         O: Don't care 1: Output valid           DACOREG (12E0H)         T         6         5         4         3         2         1         0           DACOREG (12E0H)         T         6         5         4         3         2         1         0           Mater reset         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 <t< td=""><td>()</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	()										
write "0"         write "0"         write "0"         write "0"         write "0"         care 1: Output code valid           DACOREG (12E0H)         7         6         5         4         3         2         1         0           DACOREG (12E0H)         7         6         5         4         3         2         1         0           Mathematication         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>12</td><td></td></t<>									12		
DACOREG (12E0H)         T         6         5         4         3         2         1         0           DACOREG (12E0H)         T         6         5         4         3         2         1         0           DACOREG (12E0H)         T         6         5         4         3         2         1         0           Neter reset         0         0         0         0         0         0         0         0           Note: Write digital data and VALID in order of DACOREG         - DACOCNT1         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -		. anouon	-			-			$\mathcal{Y}$		
CODE valid           Cutput register DACOREG           DACOREG (12E0H)         T         6         5         4         3         2         1         0           Bit Symbol         DACO7         DACO6         DACO6         DACO6         DACO6         DACO2         DACO7         DACO6         DACO6         DACO2         DACO7         DACO							/	$\overline{\partial}$			
DACOREG (12E0H)         T         6         5         4         3         2         1         0           DACOREG (12E0H)         Bit Symbol         DACO7         DAC06         DAC06         DAC03         DAC02         DAC001         DAC001         DAC002         DAC001         DAC000							$\langle \langle \rangle$	(//5)			
DACOREG (12E0H) $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$											
DACOREG (12E0H) $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$				Quitaut							
DACOREG (12E0H)         Bit Symbol         DAC07         DAC06         DAC05         DAC03         DAC02         DAC01         DAC00           After reset         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 <td></td> <td></td> <td></td> <td>-</td> <td>-</td> <td></td> <td></td> <td>0</td> <td></td> <td></td>				-	-			0			
Read/Write         R/W           After reset         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0											
After reset       0       0       0       0       0       0       0       0         Note:       Write digital data and VALID in order of DACOREG -> DACOCNT1.         Note:       Write digital data and VALID in order of DACOREG -> DACOCNT1.         DAC1CNT1 $\overline{7}$ 6       5       4       3       2       1       0         DAC1CNT1 $\overline{7}$ 6       5       4       3       2       1       0         DAC1CNT1 $\overline{7}$ 6       5       4       3       2       1       0         DAC1CNT1       Read/Write       R/W       R/W       R/W       W       W       W         DAC1CNT1       Read/Write       R/W       R/W       R/W       W       W       W         Upper function       Always       Always       Always       Always       Always       Opport       Control register DAC1REG         DAC1REG $\overline{7}$ 6       5       4       3       2       1       0         DAC1REG $\overline{7}$ 6       5       4       3       2       1       0         DAC1REG $\overline{7}$ 6       5       4       3			DAC07	DAC06	DAC05			DAC02	DAC01	DAC00	
Function         Control register 1 DAC1CNT1           Note: Write digital data and VALID in order of DACOREG → DACOCNT1.           DAC1CNT1           1           1255H)           12           1255H)           13           1255H)           14           1255H)           15           1255H)           15           1255H)           15           1255H)           15           15           15           15           16           16           17           16           16           17           16           16           17 </td <td>(12E0H)</td> <td></td> <td></td> <td>1</td> <td>1</td> <td></td> <td></td> <td>$\rightarrow ()$</td> <td></td> <td>1</td>	(12E0H)			1	1			$ \rightarrow () $		1	
Note: Write digital data and VALID in order of DAC0REG $\rightarrow$ DAC0CNT1.         Control register 1 DAC1CNT1         DAC1CNT1 $7$ $6$ $5$ $4$ $3$ $2$ $1$ $0$ DAC1CNT1 $7$ $6$ $5$ $4$ $3$ $2$ $1$ $0$ DAC1CNT1 $Read/Write       R/W R/W R/W W W         Matter reset       0 0 0 0 0 0 0         Function       Always       Always       Always       0:Don't       care 1:Output         Output register DAC1REG       7 6 5 4 3 2 1 0         DAC1REG       7 6 5 4 3 2 1 0         DAC1REG       7 6 5 4 3 2 1 0         DAC1REG       7 6 5 4 3 2 1 0         DAC1REG       7 6 5 4 3 $		After reset	0	0	0	0	0	0	$\neg \langle 0 \rangle \rangle$	0	
DAC1CNT1 (12E5H)         7         6         5         4         3         2         1         0           DAC1CNT1 (12E5H)         Bit Symbol         -         -         -         -         VALID1 VALID1           Read/Write 12E5H)         Read/Write R/W         R/W         R/W         R/W         W           After reset         0         0         0         0         0         0           Function         Always write "0"         Always write "0"         Always write "0"         Vite "0"         0:Don't care           Qutput register DAC1REG         0         0         0         0         0         0           DAC1REG (12E4H)         7         6         5         4         3         2         1         0           DAC1REG         7         6         5         4         3         2         1         0           DAC1REG         7         6         5         4         3         2         1         0           Matter reset         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0		Function				$\bigcirc$					
DAC1CNT1 (12E5H)         7         6         5         4         3         2         1         0           DAC1CNT1 (12E5H)         Bit Symbol         -         -         -         -         VALID1 VALID1           Read/Write 12E5H)         Read/Write R/W         R/W         R/W         R/W         W           After reset         0         0         0         0         0         0           Function         Always write "0"         Always write "0"         Always write "0"         Vite "0"         0:Don't care           Qutput register DAC1REG         0         0         0         0         0         0           DAC1REG (12E4H)         7         6         5         4         3         2         1         0           DAC1REG         7         6         5         4         3         2         1         0           DAC1REG         7         6         5         4         3         2         1         0           Matter reset         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0					(c	$\overline{\langle } $		(60	$\searrow$		
DAC1CNT1 (12E5H)         T         6         5         4         3         2         1         0           Bit Symbol         -         -         -         -         VALID1 VALID1           Read/Write         R/W         R/W         R/W         W         W           After reset         0         0         0         0         0         0           Function         Always write "0"         Always write "0"         Always write "0"         Always write "0"         O: Don't care         0: Don't care           DAC1REG         7         6         5         4         3         2         1         0           DAC1REG         7         6         5         4         3         2         1         0           DAC1REG         7         6         5         4         3         2         1         0           DAC1REG         7         6         5         4         3         2         1         0           I2E4H)         Read/Write         R/W         R/		Note: Write digital data and VALID in order of DACOREG $\rightarrow$ DAC0CNT1.									
DAC1CNT1 (12E5H)         T         6         5         4         3         2         1         0           Bit Symbol         -         -         -         -         VALID1 VALID1           Read/Write         R/W         R/W         R/W         W         W           After reset         0         0         0         0         0         0           Function         Always write "0"         Always write "0"         Always write "0"         Always write "0"         O: Don't care         0: Don't care           DAC1REG         7         6         5         4         3         2         1         0           DAC1REG         7         6         5         4         3         2         1         0           DAC1REG         7         6         5         4         3         2         1         0           DAC1REG         7         6         5         4         3         2         1         0           I2E4H)         Read/Write         R/W         R/						$\diamond$	6	77			
DAC1CNT1 (12E5H)         T         6         5         4         3         2         1         0           Bit Symbol         -         -         -         -         VALID1 VALID1           Read/Write         R/W         R/W         R/W         W         W           After reset         0         0         0         0         0         0           Function         Always write "0"         Always write "0"         Always write "0"         Always write "0"         O: Don't care         0: Don't care           DAC1REG         7         6         5         4         3         2         1         0           DAC1REG         7         6         5         4         3         2         1         0           DAC1REG         7         6         5         4         3         2         1         0           DAC1REG         7         6         5         4         3         2         1         0           I2E4H)         Read/Write         R/W         R/					( )	>		/ ))			
DAC1CNT1 (12E5H)         Bit Symbol         -         -         -         -         VALID1 WW           After reset         0         0         0         0         0         0         0           Function         Always write "0"         Always write "0"         Always write "0"         Always write "0"         Always write "0"         Always write "0"         O: Don't care           Output register DAC1REG         0         0         0         0         0           DAC1REG (12E4H)         7         6         5         4         3         2         1         0           After reset         0         0         0         0         0         0         0         0         0         0				Control	register 1	DAC1CNT					
Read/Write         R/W         R/W         R/W         R/W         W           After reset         0         0         0         0         0         0           Function         Always         Always         Always         Always         Write "0"         0:Don't         care           write "0"         write "0"         write "0"         write "0"         write "0"         0:Don't           CODE         write "0"         write "0"         write "0"         write "0"         0:Don't           COUTput register DAC1REG         0         0         0         0         0           DAC1REG         7         6         5         4         3         2         1         0           Bit Symbol         DAC17         DAC16         DAC15         DAC14         DAC13         DAC12         DAC11         DAC10           Read/Write         R/W         0         0         0         0         0         0         0			7	6	5	4	3	2	1	0	
After reset         0         0         0         0         0         0           Function         Always write "0"         Always write "0"         Always write "0"         Always write "0"         Always write "0"         Always write "0"         0: Don't care           1: Output CODE         0         0         0         0         0         0: Don't care           1: Output CODE         0         0         0         0         0         0: Don't care           0: Don't         0: Don't         0: Don't         0: Don't         0: Don't         0: Don't           0: Dot         0: Don't         0: Don't         0: Don't         0: Don't         0: Don't           0: Dot         0         0         0         0         0: Don't         0: Don't           0: Dac1reg         7         6         5         4         3         2         1         0           Dac1reg         Dac1r         Dac16         Dac15         Dac14         Dac13         Dac12         Dac11         Dac10           (12E4H)         Ead/Write         R/W         Inction         Inction         Inction         Inction         Inction         Inction	DAC1CNT1	Bit Symbol	-	(f	<u> </u>	- /	$\swarrow$			VALID1	
Function       Always write "0"       Always write "0"       Always write "0"       Always write "0"       O: Don't care 1: Output CODE valid         Output register DAC1REG         DAC1REG (12E4H)       7       6       5       4       3       2       1       0         Bit Symbol       DAC17       DAC16       DAC15       DAC14       DAC13       DAC12       DAC11       DAC10         Read/Write       R/W       R/W	(12E5H)	Read/Write	R/W	R/W	R/W	R/W	$\searrow$			W	
write "0"         care         1: Output CODE           Output register DAC1REG         7         6         5         4         3         2         1         0           DAC1REG         DAC17         DAC16         DAC15         DAC14         DAC13         DAC12         DAC11         DAC10           Read/Write         R/W         After reset         0         0         0         0         0         0         0		After reset	0 /	$\bigcirc$	0	_∕0				0	
write "0"         care         1: Output CODE           Output register DAC1REG         7         6         5         4         3         2         1         0           DAC1REG         DAC17         DAC16         DAC15         DAC14         DAC13         DAC12         DAC11         DAC10           Read/Write         R/W         After reset         0         0         0         0         0         0         0		Function	Always	Always	Always	Always				0: Don't	
Output register DAC1REG           T         6         5         4         3         2         1         0           DAC1REG (12E4H)         T         6         5         4         3         2         1         0           Read/Write         R/W         R/W         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 <t< td=""><td></td><td></td><td>write "0"</td><td>write "0"</td><td>-</td><td></td><td></td><td></td><td></td><td>care</td></t<>			write "0"	write "0"	-					care	
Output register DAC1REG           7         6         5         4         3         2         1         0           DAC1REG (12E4H)         T         6         5         4         3         2         1         0           After reset         0         0         0         0         0         0         0         0			$\left( \Omega \right)$	$\sim$	4	$\sim$	1			1: Output	
Output register DAC1REG           7         6         5         4         3         2         1         0           DAC1REG (12E4H)         Bit Symbol         DAC17         DAC16         DAC15         DAC14         DAC13         DAC12         DAC11         DAC10           After reset         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 <t< td=""><td></td><td></td><td></td><td>))</td><td></td><td>$\langle \rangle$</td><td></td><td></td><td></td><td>CODE</td></t<>				))		$\langle \rangle$				CODE	
7         6         5         4         3         2         1         0           DAC1REG (12E4H)         Bit Symbol         DAC17         DAC16         DAC15         DAC14         DAC13         DAC12         DAC11         DAC10           Read/Write         R/W         After reset         0         0         0         0         0         0         0         0			$) \sim$		$(\mathcal{O})$	$\langle \wedge \rangle$				valid	
7         6         5         4         3         2         1         0           DAC1REG (12E4H)         Bit Symbol         DAC17         DAC16         DAC15         DAC14         DAC13         DAC12         DAC11         DAC10           Read/Write         R/W         After reset         0         0         0         0         0         0         0         0				$\langle$		リ					
7         6         5         4         3         2         1         0           DAC1REG (12E4H)         Bit Symbol         DAC17         DAC16         DAC15         DAC14         DAC13         DAC12         DAC11         DAC10           Read/Write         R/W         After reset         0         0         0         0         0         0         0         0			$\geq$	Output	t register D	DAC1REG					
DAC1REG (12E4H) Bit Symbol DAC17 DAC16 DAC15 DAC14 DAC13 DAC12 DAC11 DAC10 Read/Write R/W After reset 0 0 0 0 0 0 0 0 0 0 0 Function I I I I I I I I I I I I I I I I I I I			7		-		3	2	1	0	
Read/Write         R/W           After reset         0         0         0         0         0         0         0           Function         Image: Construction         Image: Co	DAC1REG	Bit Symbol	DAC17	DAC16		DAC14			DAC11		
After reset         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 <th< td=""><td></td><td></td><td>-</td><td>$\left( \right)$</td><td></td><td></td><td></td><td>-</td><td></td><td></td></th<>			-	$\left( \right)$				-			
Function			0	No	0	1		0	0	0	
	$\sim (($						-				
Note: Write digital data and VALID in order of DAC1REG → DAC1CNT1.			> (C								
Note: Write digital data and VALID in order of DAC1REG $\rightarrow$ DAC1CNT1.		· (	$( )   \langle \rangle$								
		Note: Write d	ligital data a	nd VALID in	order of DA	C1REG → I	DAC1CNT1.				
		L	<u> </u>								

Control register 1 DAC0CNT1

## 3.16 Watchdog Timer (Runaway detection timer)

The TMP92CM27 contains a watchdog timer of runaway detecting.

The watchdog timer (WDT) is used to return the CPU to the normal state when it detects that the CPU has started to malfunction (Runaway) due to causes such as noise. When the watchdog timer detects a malfunction, it generates a non-maskable interrupt INTWD to notify the CPU of the malfunction, and outputs "0" from the watchdog timer out pin WDTOUT to notify peripheral devices of the malfunction.

Connecting the watchdog timer output to the reset pin internally forces a reset.

#### 3.16.1 Configuration

Figure 3.16.1 is a block diagram of the watchdog timer (WDT).



The watchdog timer consists of a 22-stage binary counter which uses the clock fSYS as the input clock. The binary counter can output 2¹⁵/fSYS, 2¹⁷/fSYS, 2¹⁹/fSYS, and 2²¹/fSYS. Selecting one of the outputs using WDMOD<WDTP1:0> generates a watchdog timer interrupt and output watchdog timer out when an overflow generate as shown in Figure 3.16.2.

Since the watchdog timer out pin ( $\overline{\text{WDTOUT}}$ ) outputs "0" when there is a watchdog timer overflow, the peripheral devices can be reset. Clearing the watchdog timer (writing the clear code (4EH) to the WDCR register) sets the WDTOUT pin to "1". In normal mode, the  $\overline{\text{WDTOUT}}$  pin continually outputs "0" until the clear code is written to the WDCR register.



## 3.16.2 Control Registers

The watchdog timer WDT is controlled by two control registers WDMOD and WDCR.

- (1) Watchdog timer mode register (WDMOD)
  - 1. Setting the detection time for the watchdog timer in <WDTP1:0>

This 2-bit register is used for setting the watchdog timer interrupt time used when detecting runaway. On a reset this register is initialized to WDMOD < WDTP1:0 > = "00".

The detection time of the watch dog timer is shown in Figure 3.16.4.

2. Watchdog timer enable/disable control register <WDTE>

At reset, the WDMOD<WDTE> is initialized to 1, enabling the watchdog timer.

To disable the watchdog timer, it is necessary to clear this bit to 0 and to write the disable code (B1H) to the watchdog timer control register WDCR. This makes it difficult for the watchdog timer to be disabled by runaway.

However, it is possible to return the watchdog timer from the disabled state to the enabled state merely by setting <WDTE> to "1".

3. Watchdog timer out reset connection <RESCR>

This register is used to connect the output of the watchdog timer with the RESET terminal internally. Since WDMOD<RESCR> is initialized to "0" at reset, a reset by the watchdog timer will not be performed.

(2) Watchdog timer control register (WDCR)

This register is used to disable and clear the binary counter for the watchdog timer.

Disable control

The watchdog timer can be disabled by clearing WDMOD<WDTE> to 0 and then writing the disable code (B1H) to the WDCR register.

0

Enable control

Set WDMOD<WDTE> to "1".

• Watchdog timer clear control

To clear the binary counter and cause counting to resume, write the clear code (4EH) to the WDCR register.

WDCR ← 0 1 0 0 1

Write the clear code (4EH).





### 3.16.3 Operation

After the detection time set by the WDMOD<WDTP1:0> register is reached, the watchdog timer generates interrupt INTWD and outputs a low signal to the watchdog timer out pin  $\overline{\text{WDTOUT}}$ . The binary counter for the watchdog timer must be cleared to 0 by software (Instruction) before INTWD is generated. If the CPU malfunctions (Runaway) due to causes such as noise and does not execute an instruction to clear the binary counter, the binary counter overflows and generates INTWD.

The CPU interprets INTWD as a malfunction detection signal, which can be used to start the malfunction recovery program to return the system to normal. A CPU malfunction can also be fixed by connecting the watchdog timer output to a reset pin for peripheral devices.

The watchdog timer begins operating immediately on release of the watchdog timer reset.

The watchdog timer is reset and halted in IDLE1 or STOP modes. The watchdog counter continues counting during bus release ( $\overline{BUSAK} = Low$ ).

When the device is in IDLE2 mode, the operation of WDT depends on the WDMOD<I2WDT> setting. Ensure that WDMOD<I2WDT> is set before the device enters IDLE2 mode.

Example: 1. Clear the binary counter.

WDCR  $\leftarrow 0 \ 1 \ 0 \ 0$ 

Write the clear code (4EH).

2. Set the watchdog timer detection time to  $2^{17}/f_{SYS}$ . WDMOD  $\leftarrow 1 \ 0 \ 1 \ X \ 0 = - -$ 

1

- 3. Disable the watchdog timer.
  - WDMOD  $\leftarrow 0 - X 0 - -$ WDCR  $\leftarrow 1 - 0 - 1 - 0 - 0 - -$

Clear <WDTE> bit to 0. Write the disable code (B1H).

## 3.17 External bus release function

TMP92CM27 have external bus release function that can connect bus master to external. Bus release request (BUSRQ), bus release answer (BUSAK) pin is assigned to Port 86 and 87. And, it become effective by setting to P8CR and P8FC.

Figure 3.17.1 shows operation timing. Time that from  $\overline{\text{BUSRQ}}$  pin inputted "0" until busis released ( $\overline{\text{BUSAK}}$  is set to "0") depend on instruction that CPU execute at that time.





## 3.17.1 Non release pin

If it received bus release request, CPU release bus to external by setting BUSAK pin to "0" without start next bus. In this case, pin that is released have 4 types (A, B, C and D). Eve operation that set to high impedance (HZ) is different in 4 types.(Note) Table 3.17.1 shows support pin for 4 types. Any pin become non release pin only case of setting to that function by setting port. Therefore, if pin set to output port and so on, it is not set non relase pin, and it hold previous condition.

C	le S. I. A. I NULL TELEASE PILL		
	Туре	Eve operation that set to HZ	Support function (Pin name)
	A	Drive "1"	A23 to A16(P67 to P60), A15 to A8, A7 to A0, CS0 (P80), CS1 (P81), CS2 (P82), CS3 (P83), SDCS (P83), CS4 (P84), CS5 (P85), SDWE (P90), SDRAS (P91), SDCAS (P92), SDLLDQM(P93), SDLUDQM(P94), SDCLK(P96)
	В	Drive "1"	RD , WRLL (P71), WRLU (P72), R/W (P73), SRWR (P74), SRLLB (P75), SRLUB (P76)
$\sim$	С	Drive "0"	SDCKE(P95)
	D	None operation	D15 to D8(P17 to P10), D7 to D0

Note ) Although the output buffer of RD, WRLL (P71), WRLU (P72), R/W (P73), SRWR (P74), SRLLB (P75) and SRLUB (P76) is turned off at the time of bus release, a pull-up will be turned on and it will not become high impedance (HZ).

## 3.17.2 Connection example

Figure 3.17.2 show connection example.





## 3.17.3 Note

If use bus release function, be careful following notes.

1) Prohibit using this function together SDRAM controller

Prohibitalso SDRAMC basically, but if external bus master use SDRAM, set SDRAM to SR (self refresh) condition before bus release request. And, when finish bus release, release SR condition. In this case, confirm each condition by handshake of general purpose port.

## 2) Support standby mode

The condition that can receive this function is only CPU operationg condition and during IDLE2 mode. During IDLE1 and STOP condition don't receive. (Bus release function is ignored).

3) Internal resource access disable

External bus master cannnot access to internal memory and internal I/O of TMP92CM27. Internal I/O operation during bus releasing.

4) Internal I/O operation during bus releasing

Internal I/O continue operation during bus releasing, please be careful. And, if set the watchdog timer, set runaway time by consider bus release time.

# 4. Electrical Characteristics

# 4.1 Maximum Ratings

Parameter	Symbol	Rating	Unit
Power Supply Voltage	VCC	-0.5 to 4.0	V
Input Voltage	VIN	-0.5 to VCC+0.5	((v))
Output Current (1 pin)	IOL	2	mA
Output Current (1 pin)	IOH	-2	/ mA
Output Current (total)	ΣΙΟΓ	80	mA
Output Current (total)	Σιοη	-80	mA
Power Dissipation (Ta=85°C)	PD	600	mW
Soldering Temperature (10 s)	TSOLDER	260	°C
Storage Temperature	TSTG	-65 to 150	°C
Operation Temperature	TOPR	-40 to 85	°C

Note: The maximum ratings are rated values that must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products that include this device, ensure that no maximum rating value will ever be exceeded.

Point of note about solderability of lead free products (attach "G" to package name)

Test	Test condition	Note
parameter		
Solderability	Use of Sn-63Pb solder Bath	Pass:
	Solder bath temperature = 230°C, Dipping time = 5 seconds	solderability rate until forming
<	The number of times = one, Use of R-type flux	≥ 95%
	Use of Sn-3.0Ag-0.5Cu solder bath	
~ ~	Solder bath temperature = 245°C, Dipping time = 5 seconds	
	The number of times = one, Use of R type flux (use of lead free)	

# 4.2 DC Electrical Characteristics

VCC =  $3.3 \pm 0.3$ V / X1 = 4 to 40MHz / Ta = -40 to  $85^{\circ}$ C

Symbol	Parameter	Min	Тур	Max	Unit	Condition
VCC	Power Supply Voltage (DVCC=AVCC=DAVCC) (DVSS=AVSS=DAVSS=0V)	3.0		3.6		X1 = 6 to 10MHz (Note 1) X1 = 4 to 40MHz (Note 2)
VIL0	Input Low Voltage for D0 to D7 P10 to P17(D8 to D15)			0.6	75	9
VIL1	Input Low Voltage for PC0 to PC1, PC3 to PC4, PD0, PL4			0.3 × VCC		
VIL2	Input Low Voltage for P71 to P77, P86, P87, PA0 to PA5, PC2, PC5, PD1 to PD5, PF0 to PF7, PJ0 to PJ7, PK0 to PK7, PL0 to PL3, PL5 to PL7, PM0 to PM7, PN0 to PN3, MMI, RESET	-0.3		0.25 × VCC	v S	
VIL3	Input Low Voltage for AM0 to AM1			0.3	2	
VIL4	Input Low Voltage for X1			0.2 × VCC	$\sum_{i=1}^{n}$	$\mathcal{D}$
VIH0	Input High Voltage for D0 to D7 P10 to P17(D8 to D15)	2.0			S	
VIH1	Input High Voltage for PC0 to PC1, PC3 to PC4, PD0, PL4	0.7 × VCC				
VIH2	Input High Voltage for P71 to P77, P86, P87, PA0 to PA5, PC2, PC5, PD1 to PD5, PF0 to PF7, PJ0 to PJ7, PK0 to PK7, PL0 to PL3, PL5 to PL7, PM0 to PM7, PN0 to PN3, NMI, RESET	0.75 × VCC		VCC + 0.3	V	
VIH3	Input High Voltage for AM0 to AM1	VCC -0.3				
VIH4	Input High Voltage for X1	0.8 × VCC				

Note 1) At the time of PLL use. Note 2) At the time of PLL un-use.

Symbol	Parameter	Min	Тур	Max	Unit	Condition
VOL	Output Low Voltage			0.45		IOL = 1.6mA
VOL2	Output Low Voltage for PC0 to PC1, PC3 to PC4			0.45	v	IOL = 3.0mA
VOH	Output High Voltage	2.4				IOH = -400 μ A
ILI	Input Leakage Current		0.02	±5	μA	$0.0 \le Vin \le VCC$
ILO	Output Leakage Current		0.05	±10	μA	$0.2 \le Vin \le VCC - 0.2V$
VSTOP	Power Down Voltage at STOP (for initernal RAM back-up)	1.8		3.6	v	VIL2 = 0.2*VCC, VIH2 = 0.8*VCC
RRST	Pull Up Resister for RESET	80		500	KΩ	
RKH	Programmable Pull Up Resister for P70 to P72, P74 to P76	00		500		
CIO	Pin Capacitance			10	PF	fc=1MHz
VTH	Schmitt Width for           P71 to P77, P86, P87, PA0 to PA5,           PC2, PC5, PD1 to PD5, PF0 to PF7,           PJ0 to PJ7, PK0 to PK7, PL0 to PL3,           PL5 to PL7, PM0 to PM7, PN0 to PN3,           NMI,	0.4	1.0			
VTH2	Schmitt Width for PC0 to PC1, PC3 to PC4	0.2			v	C
ICC	NORMAL (Note 2)		50.0	60.0		
	IDLE2	(	25.0	31.5	mA	VCC=3.6V, fc=40MHz(fsys=20MHz)
	IDLE1	(	7.5	11.5		// \$
	STOP		0.2	50	μA	VCC=3.6V

Note 1: Typical values are for when  $Ta = 25^{\circ}C$ , Vcc = 3.3 V unless otherwise noted.

Note 2: ICC NORMAL measurement conditions:

All functions are operational; output pins except bus pin are open, and input pins are fixed. Bus pin CL=30pF.

## 4.3 AC Characteristics

4.3.1 Basic Bus Cycle

Read cycle

No.	Parameter	Symbol	Varia	able	fc=40MHz	fc=27MHz fsys=13.5MHz	Unit
			Min	Max	fsys=20MHz		
1	OSC period (X1/X2)	t _{osc}	25	250	25	37.0	
2	System Clock period (=T)	t _{CYC}	50	500	50	74.0	
3	SDCLK Low Width	t _{CL}	0.5T-15		10	22	
4	SDCLK High Width	t _{CH}	0.5T-15		10	22	
5-1	A0 to A23 Valid $\rightarrow$ D0 to D15 Input at 0WAIT	t _{AD}		2.0T-50	50		
5-2	A0 to A23 Valid $\rightarrow$ D0 to D15 Input at 1WAIT	t _{AD3}	(	3.0T-50	100		
6-1	$\overline{\mathrm{RD}}$ Fall $\rightarrow$ D0 to D15 Input at 0WAIT	t _{RD}	$\overline{\langle}$	1.5T-45	30	66	
6-2	$\overline{\mathrm{RD}}$ Fall $ ightarrow$ D0 to D15 Input at 1WAIT	t _{RD3}	(7)	2.5T-45	80	140	ns
7-1	$\overline{\mathrm{RD}}$ Low Width at 0WAIT	t _{RR}	1.5T-20	2	55	91	115
7-2	$\overline{\mathrm{RD}}$ Low Width at 1WAIT	t _{RR3}	2.5T-20		105	165	
8	A0 to A23 Valid $\rightarrow \overline{\mathrm{RD}}$ Fall	t _{AR}	0.5T-20		5	17	
9	$\overline{\mathrm{RD}}$ Fall $\rightarrow$ SDCLK Rise	t _{RK}	0.5T-20	(	5	17	
10	A0 to A23 Valid $\rightarrow$ D0 to D15 Hold	tHA	> 0	$( \cap$	0	0	
11	$\overline{\mathrm{RD}}$ Rise $\rightarrow$ D0 to D15 Hold	t _{HR}	0		)) 0	0	
12	WAIT Set-up Time	tтк	20	$\sim$	20	20	
13	WAIT Hold Time	t _{KT}	5		5	5	
14	Data Byte Control Access Time for SRAM	t _{SBA}		1.5T-45	40	66	
15	RD High Width	) t _{RRH}	0.5T–15		10	22	
cycle				~	to 40MHz / Ta =		

#### Write cycle

_			~	VCC = 3.3 ± 0.3V / fc = 4 to 40MHz / Ta = -40 to 85°C						
	No.	Parameter	Symbol	Variable		fc=40MHz	fc=27MHz	Unit		
				Min	Max	fsys=20MHz	fsys=13.5MHz	Onit		
	16-1	D0 to D15 Valid	tow	1.25T-35		27.5	57.5	ns		
	16-2	D0 to D15 Valid $\rightarrow \overline{WRxx}$ Rise at 1WAIT	t _{DW3}	2.25T-35		77.5	131.5			
	17-1	WRxx Low Width at 0WAIT	tww	1.25T-30		32.5	62.5			
	17-2	WRxx Low Width at 1WAIT	t _{ww3}	2.25T-30		82.5	136.5			
	18	A0 to A23 Valid $\rightarrow \overline{WR}$ Fall	t _{AW}	0.5T–20		5	17			
	_ 19	$WRxx$ Fall $\rightarrow$ SDCLK Rise	t _{wк}	0.5T–20		5	17			
1	20	WRxx Rise $\rightarrow$ A0 to A23 Hold	t _{WA}	0.25T–5		7.5	13.5			
	21	$\overline{\mathrm{WRxx}}$ Rise $\rightarrow$ D0 to D15 Hold	t _{WD}	0.25T–5		7.5	13.5			
/ /	22	$\overline{\mathrm{RD}}$ Rise $\rightarrow$ D0 to D15 Output	t _{RDO}	0.5T–5		20				
	23	Write Pulse Width for SRAM	t _{SWP}	1.25T-30		32.5	62.5			
	24	Data Byte Control to End of Write for SRAM	t _{SBW}	1.25T-30		32.5	62.5			
	25	Address Setup Time for SRAM	t _{SAS}	0.5T–20		5	17			
	26	Write Recovery Time for SRAM	t _{SWR}	0.25T-5		7.5	13.5			
	27	Data Setup Time for SRAM	t _{SDS}	1.25T-35		27.5	57.5			
	28	Data Hold Time for SRAM	t _{sDH}	0.25T-5		7.5	13.5			

AC Measuring Condition

•Output level : High = 0.7Vcc, Low = 0.3Vcc, CL = 50pF •Input level : High = 0.9Vcc, Low = 0.1Vcc

(1) Read cycle (0 wait, fc= $f_{OSCH}$ ,  $f_{FPH}$ =fc/1)



Note: The phase relation between X1 input signal and the other signals is undefined. The above timing chart is an example.

(2) Write cycle (0 wait, fc= $f_{OSCH}$ ,  $f_{FPH}$ =fc/1)



Note: The phase relation between X1 input signal and the other signals is undefined. The above timing chart is an example.


# 4.3.2 Page ROM read cycle

(1) Page ROM Read Cycle (3-2-2-2 mode)

No	Symbol	Parameter	Var	able	40MHz	27MHz	Unit
			Min	Max	Ć		
1	t _{CYC}	System Clock Period (=T)	50	166.7	50	74	
2	t _{AD2}	A0,A1 $\rightarrow$ D0 to D15 Input		2.0T-50	50	98	
3	t _{AD3}	A2 to A23 $\rightarrow$ D0 to D15 Input		3.0T–50	100	172	ns
4	t _{RD3}	$\overline{\text{RD}}$ Fall $\rightarrow$ D0 to D15 Input		2.5T-45	80	140	115
5	t _{HA}	A0 to A23 Invalid $\rightarrow$ D0 to D15 Hold	0		0	0	
6	t _{HR}	$\overline{\text{RD}}$ Rise $\rightarrow$ D0 to D15 Hold	0	1	0	0	



1							Unit
1			Min	Max			
•	t _{RC}	Ref/Active to Ref/Active Command	2T		100	148	
		Period					
2	t _{RAS}	Active to Precharge Command Period	2T	12210	100	148	
3	t _{RCD}	Active to Read/Write Command Delay	Т	~	50	74	
		Time					
4	t _{RP}	Precharge to Active Command Period	Т	(	50	74	
5	t _{RRD}	Active to Active Command Period	3T		150	222	
6	t _{WR}	Write Recovery Time(CL*=2)	Т	$\langle \langle \rangle$	50	74	
7	t _{ск}	CLK Cycle Time(CL*=2)	Т		50	74	
8	t _{CH}	CLK High Level Width	0.5T-15	7/^`	10	22	
9	t _{CL}	CLK Low Level Width	0.5T-15	$\mathbb{D}$	10	(22)	ns
10	t _{AC}	Access Time from CLK(CL*=2)	$\langle \rangle$	T-30	20	44	
11	t _{он}	Output Data Hold Time			0	0	
12	t _{DS}	Data-in Set-up Time	0.5T-10		15	27	
13	t _{DH}	Data-in Hold Time	T-15		35	59	
14	t _{AS}	Address Set-up Time	0,75T-30		7.5	25.5	
15	t _{AH}	Address Hold Time	0.25T-9	$\sim$	3.5	9.5	
16	t _{cks}	CKE Set-up Time	0.5T-15	$\backslash$	10	22	
17	t _{CMS}	Command Set-up Time	0.5T-15		10	22	
18	t _{CMH}	Command Hold Time	0.5T-15		10	22	
19	t _{RSC}	Mode Register Set Cycle Time	T	$\langle \ell \rangle$	50	74	

## 4.3.3 SDRAM Controller AC Characteristics

CL*: CAS latency.

AC measuring conditions

- Output level: High = 0.7 Vcc, Low = 0.3 Vcc, CL = 50 pF
- Input level: High = 0.9 Vcc, Low = 0.1 Vcc.

(1) SDRAM read timing (CPU access)



(2) SDRAM write timing (CPU access)



(3) SDRAM burst read timing (Start of burst cycle)



(4) SDRAM burst read timing (End of burst cycle)



(5) SDRAM initialize timing



(6) SDRAM refresh timing



## 4.3.4 Serial Channel Timing

# (1) SCLK input mode (I/O interface mode)

Parameter	Symbol	Varial	ble	fc=40 fsys=2			7MHz 3.5MHz	Unit
	0,	Min	Max	Min	Max	Min	Max	<b>U</b>
SCLK Cycle (Programmable)	t _{scy}	16X		0.4		0.59		μs
Output Data → SCLK Rise/Fall	t _{oss}	t _{SCY} /2-4X-90	<	10 ((	7/ 1	58		
SCLK Rise/Fall $\rightarrow$ Output Data Hold	t _{OHS}	t _{SCY} /2+2X+0		250	$\bigcirc$	370		
SCLK Rise/Fall $\rightarrow$ Input Data Hold	t _{HSR}	3X+10		85	~	121		ns
SCLK Rise/Fall $\rightarrow$ Input Data Hold	t _{SRD}		t _{scy} -0	$\mathbb{Z}$	400		592	
Input Data Valid $\rightarrow$ SCLK Rise/Fall	t _{RDS}	0	4(	0		0	$\searrow$	
2) SCLK output mode (I/O interf	ace mode)		$\overline{0}$	$\geqslant$	~ (	6		

### (2) SCLK output mode (I/O interface mode)

Parameter	Symbol	Va	riable	fc=40 fsys=2	0MHz 20MHz	fc=27 fsys=13	7MHz 3.5MHz	Unit
		Min	Max	Min	Max	Min	Max	
SCLK cycle (Programmable)	t _{SCY}	16X	8192X	0.4	204	0.59	303	μs
$Output \; Data \to SCLK \; Rise/Fall$	toss	t _{scy} /2-40		160	$\left( \right)$	256		
SCLK Rise/Fall $\rightarrow$ Output Data Hold	t _{OHS} 〈	t _{scy} /2-40		160	)	256		
SCLK Rise/Fall $\rightarrow$ Input Data Hold	t _{HSR}	6		0		0		ns
SCLK Rise/Fall $\rightarrow$ Input Data Valid	t _{srd}		t _{scy} -1X-180	$\sim$	195		375	
Input Data Valid $\rightarrow$ SCLK Rise/Fall	t _{RÓS}	1X+180	$\land$	205		217		



#### 4.3.5 Interrupts

	0 1 1	Vari	able	fc=40		fc=27		
Parameter	Symbol			fsys=2	OMHZ	fsys=13	.5MHz	Unit
		Min	Max	Min	Max 🔇	Min	Max	
INTO to INTB, $\overline{\rm NMI}$ low level width	t _{intal}	4T+40		240		336		ns
INTO to INTB, $\overline{\mathrm{NMI}}$ high level width	t _{intah}	4T+40		240		336		115

#### 4.3.6 AD Conversion Characteristics

		AL			
Symbol	Parameter	Min	Тур	Max	Unit
AVCC	AD Converter Power Supply Voltage	VCC	VCC	VCC	
AVSS	AD Converter Ground	VSS	VSS	VSS	V
AVIN	Analog Input Voltage	AVSS		AVCC	
E⊤	Total error		±1.0	±4.0	LSB
LΤ	(Quantize error of ±0.5LSB is included)			14.0	LOD

Note 1: 1LSB = (AVCC - AVSS)/1024 [V]

Note 2: Minimum frequency for operation

Clock frequency which is selected by clock is over than 4MHz, operation is guaranteed.

Note 3: The value for  $I_{CC}$  includes the current which flows through the AVCC pin.

## 4.3.7 DA Conversion Characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Unit
DAOUT	Output voltage range	RL = 3.6 KΩ	DAVSS+0.3		DAVCC-0.3	V
Ε _T	Total error	RL= 3.6 KΩ		±1.0	±4.0	LSB
RL	Resistive load	$DAVSS+0.3 \le DAOUT \le DAVCC-0.3$	3.6			KΩ

Note 1: 1LSB = (DAVCC - DAVSS)/256 [V]

Note 2: The value for I_{cc} includes the current which flows through the DVCC pin.

4.3.8 Event Counter (TA0IN, TA2IN, TA4IN, TA6IN, TB0IN0, TB0IN1, TB1IN0, TB1IN1, TB2IN0, TB2IN1, TB3IN0, TB3IN1)

Parameter	Symbol	Vari	able	fc = 40 fsys = 2		fc = 2 fsys = 1	7MHz 3.5MHz	Unit
		Min	Max	Min	Max	Min	Max	
Clock period	t _{VCK}	8X+100		300		396		ns
Clock low level width	t _{VCKL}	4X+40		140		188		ns
Clock high level width	t _{vcкн}	4X+40		140	$\mathbb{Z}/\mathbb{Z}$	188		ns

Note: Symbol x in the above table means the period of clock  $f_{FPH}$ , it's half period of the system clock  $f_{SYS}$  for CPU core. The period of  $f_{FPH}$  depends on the clock gear setting.

	~		
	$\overline{O}$		
(			
$(\bigcirc )$		$\checkmark$	
	>		

### 4.3.9 High Speed SIO Timing

Symbol	Parameter	Varia	able	40 MHz	36 MHz	27MHz	Unit
Symbol	Falametei	Min	Max			2711112	Unit
f _{PP}	HSCLK frequency ( = 1/X)		10	10	9	6.75	MHz
tr	HSCLK rising timing		8	8	8	8	
t _f	HSCLK falling time		8	8	8	8	
t _{WL}	HSCLK Low pulse width	0.5X-8		42	47	(66)	>
twн	HSCLK High pulse width	0.5X-16		34	39	58	
t _{ODS1}	Output data valid $\rightarrow$ HSCLK rise	0.5X-18		32	37	56	
t _{ODS2}	Output data valid → HSCLK fall	0.5X-23		27	32	51	ns
t _{ODH}	HSCLK rise/fall → Output data hold	0.5X-10		40	45	64	$\frown$
t _{IDS}	Input data valid → HSCLK rise/fall	0X+20		20	20	20	$\bigcirc$
^t IDH	HSCLK rise/fall → Input data hold	0X+5		5	5	50	$\langle \rangle$

AC measuring conditions

Output level Input level : High = 0.7 VCC, Low = 0.2 VCC, CL = 25 pF : High = 0.9 VCC, Low = 0.1 VCC



#### 4.3.10 External bus release function



- Note 1: Even if the BUSRQ signal goes low, the bus will not be released while the WAIT signal is low. The bus will only be released when BUSRQ goes low while WAIT is high.
- Note 2: This line shows only that the output buffer is in the off state. It does not indicate that the signal level is fixed. Just after the bu is released, the signal level set before the bus was released is maintained dynamically by the external capacitance. Therefore, to fix the signal level using an external resistor during bus release, careful design is necessary, as fixing of the level is delayed. The internal programmable pull-up/pull-down resistor is switched between the active and non-active states by the internal signal.

## 5. Special Function Register

Special function register(SFR) is control of an input-and-output port and the control register of a circumference part, and it is assigned to 8 K bytes of address area of 000000H to 001FFFH.



RMW*

port.

address.



Table 5. I/O Register Map

Note) Do not access address to which Register Name is not assigned. register is not assigned to the



[6] SDR	AM controller	[7] 8-bit t	imer				
address	register name	address	register name		address	register name	]
0250H		1100H	TA01RUN		1110H	TA45RUN	
1H 2H		1H 2H	TAOREG		1H 2H	TA4REG	
211 3H		211 3H	TAIREG		211 3H	TA5REG	
4H		4H	TA01MOD		4H	TA45MOD	(())
5H		5H	TA1FFCR		5H	TA5FFCR	
6H 7H		6H 7H			6H 7H	$\sim$ ((	7/\$
8H		8H	TA23RUN		8H	TA67RUN	$\bigcirc$
9H		9H			9H		
AH BH		AH BH	TA2REG TA3REG		AH BH	TA6REG TA7REG	
CH		CH	TA23MOD		CH	TA67MOD	
DH		DH	<b>TA3FFCR</b>		DH	<b>TA7FFCR</b>	$\mathcal{A}(\mathcal{D})$
EH		EH			EH		$\langle \langle \rangle \rangle$
FH		FH			FH	$()) \langle \langle \rangle \rangle$	(O)
						$\mathcal{D}$	
<u>L</u>			8				$\overline{C}$
			<	1(		(	( )
				$\Big)$	$\geq$	$\overline{\mathbb{C}}$	
					) í		$\left( \right)$
			20	$\geq$		$\sim$	9
				~			
			$(\bigcirc)^{\vee}$			$\langle \rangle \rangle$	
		(C	$\wedge$		$\sim$		
			))		$\langle \rangle$		
		$\overline{\Omega}$		5	_///	2	
		$(\vee \rangle)$			$\sim$		
					$\langle \uparrow \rangle$		
					D		
		$\checkmark$					
			$\sim$				
	$\sim$	(	>				
		4					
$\sim$ (	$\bigcirc$		$\searrow$				
	$\sim$ (1)	> _ ( ( )	))				
$\langle  \rangle$		XV					
	<	$\sim$					
$\sim$		$\sim$					

	timer	-						
address	register name	address	register name	address	register name		address	register name
1180H	TB0RUN	1190H	TB1RUN	11A0H	TB2RUN		11B0H	TB3RUN
1H		1H		1H		$\sim$	1H	
2H	TB0MOD	2H	TB1MOD	2H	TB2MOD		2H	TB3MOD
ЗH	TB0FFCR	3H	TB1FFCR	3H	TB2FFCR		3મ	TB3FFCR
4H		4H		4H			(4 <del>)</del>	$\geq$
5H		5H		5H		(	54	
6H		6H		6H	~ ((	7,	6H	
7H	TROPOOL	7H		7H	TROPODI	2	)) 7H	TROPON
8H	TBORGOL	8H	TB1RG0L	8H	TB2RG0L	1	8H	TB3RG0L
9H	TB0RG0H	9H	TB1RG0H	9H	TB2RG0H	$\sum$	9H	TB3RG0H
AH	TB0RG1L	AH	TB1RG1L	AH	TB2RG1L	$)^{\sim}$	AH	TB3RG1L
BH	TB0RG1H	BH	TB1RG1H	BH	TB2RG1H		BH	TB3RG1H
CH	TBOCPOL	CH	TB1CP0L	CH	TB2CP0L		CH	TB3CP0L
DH	TB0CP0H	DH	TB1CP0H	DH			DH	TB3CP0H
EH	TB0CP1L	EH	TB1CP1L	EH			EH	TB3CP1L
FH	TB0CP1H	FH	TB1CP1H	(FH)	TB2CP1H		(FH)	TB3CP1H
					$\bigcup$ $\langle$	2		$\langle \rangle \rangle$
				$\langle \rangle$			$\bigcirc$	10/
4H 5H 6H 7 8 9 4 8 7 8 7 8 7 8 7 8 9 7 8 8 7 8 8 7 8 7 8	TB4RG0L TB4RG0H TB4RG1L TB4RG1H TB4CP0L TB4CP0L TB4CP0H TB4CP1L TB4CP1H	4H 5H 6H 7H 8 9 7 8 1 8 1 7 1 8 1 7 1 8 1 1 8 1 7 1 8 1 7 1 8 1 7 1 8 1 7 1 8 1 7 1 8 1 7 1 8 1 7 1 8 1 1 7 1 1 1 1	TB5RG0L TB5RG0H TB5RG1L TB5RG1H TB5CP0L TB5CP0H TB5CP1L TB5CP1H	3				

[9] Pattern	Generator
-------------	-----------

[-]	
address	register name
1460H 1H 2H 3H	PGOREG PG1REG PG01CR
4 5 6 7 8 5 7 8 5 7 8 5 7 8 5 7 8 5 7 8 5 7 8 5 7 8 7 8	PG01CR2

[10] High speed serial char	nels
-----------------------------	------

		speed serial ch	an	neis		$\sim$				$\sim$	
	address	register name		address	register name		address	register name	$^{\prime}$	address	register name
	0C00H	HSCOMD		0C10H	HSCOTD		OC20H	HSC1MD		0C30H	HSC1TD
	1H	HSCOMD		1H	HSC0TD		1H	HSC1MD	$\mathcal{I}$	1H	HSC1TD
	2H	HSC0CT		2H	HSCORD	$\sim$	2H	HSC1CT		2H	HSC1RD
	3H	HSC0CT		3H	HSCORD		3H	HSC1CT		ЗH	HSC1RD
	4H	HSC0ST		4H	HSC0TS		4H	HSC1ST		4H	HSC1TS
	5H	HSC0ST		5H	HSCOTS		5H	HSC1ST		5H	HSC1TS
	6H	HSC0CR		6H-	HSCORS		_6H	HSC1CR		6H	HSC1RS
	7H	HSC0CR		(th	HSC0RS		ZH	HSC1CR		7H	HSC1RS
	8H	HSCOIS		8H	$\mathcal{D}$		H8	HSC1IS		8H	
	9H	HSCOIS		(7)9H			9H	HSC1IS		9H	
	AH	HSCOWE		V AH			AH	HSC1WE		AH	
	BH	HSCOWE	)	BH	~ ((	//	BH	HSC1WE		BH	
	CH	HSCOLE		CH		$\langle \langle \rangle$		HSC1IE		CH	
	DH EH	HSC0IE HSC0IR		DH EH			DH EH	HSC1IE HSC1IR		DH EH	
	FH	HSCOIR		FH		$\geq$	FH	HSC1IR		FH	
	ГП	HOCUIK	$\sim$	ГП			гп	ISC IIK		ГП	
	<	$\sim$									
		Z N			$\sim$						
	6				(						
	~ ((										
	$\langle / \rangle $	$\bigcirc$			$\searrow$						
		$\sim$ (?	≻ .	(())							
~	$\sim$	$\rightarrow$	$\leq$	$\sim$	/						

	hannels			[12] I ² CBUS/Serial channe	s	
address register n 1200H SCOBUI 1H SCOCR 2H SCOMO 3H BR0CR 4H BR0ADI 5H SCOMO 6H 7H SIR0CR 8H SC1BUI 9H SC1CR AH SC1MO BH BR1CR CH BR1ADI DH SC1MO EH FH	F DD0 DD1 R F DD0 D	address 1210H 1H 2H 3H 4H 5H 6H 7H 8H 6H 7H 8H 8H CH DH EH FH	register name SC2BUF SC2CR SC2MOD0 BR2CR BR2ADD SC2MOD1 SC3BUF SC3CR SC3CR SC3CR BR3ADD SC3MOD0 BR3CR BR3ADD SC3MOD1		address 1240H 1H 2H 3 4 5 6 7 8 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8	register name SBIOCR1 SBIODBR I2C0AR SBIOR2/SBIOSR SBIOBR0 SBIOBR1 SBI1CR1 SBI1CR1 SBI1DBR I2C1AR SBI1CR2/SBI1SR SBI1BR0 SBI1BR1
I3] AD converteraddressregister m12A0HADREG1HADREG2HADREG3HADREG4HADREG5HADREG6HADREG9HADREG9HADREG9HADREG0HADREG0HADREG0HADREG0HADREG0HADREG0HADREG0HADREG0HADREG0HADREG0HADREG0HADREG0HADREG0HADREG0HADREG0HADREG0HADREG0HADREG	0L 0H 1L 1H 2L 2H 3L 3H 44H 5L 5H 6C 7L	address 12B0H 1H 2H 3H 4H 5H 7H 8H 2H 2H 2H 2H 2H 2H 2H 2H 2H 2H 2H 2H 2H	register name ADREG8L ADREG8H ADREG9L ADREG9H ADREGAL ADREGAL ADREGBL ADREGBH ADREGBH ADMOD0 ADMOD1 ADMOD2	[14] DA conver	er address 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H 12E0H	register name DACOREG DACOCNT0 DAC1REG DAC1CNT1 DAC1CNT0

[15] Wate	ch Dog Timer	[16] Key-c	on wake up	
address 1300H	register name WDMOD	address 0090H	register name	
1H 2H	WDCR	1H 2H		$\langle \rangle$
3H		3H		
4H 5H		4H 5H		
6H 7H		6H 7H		$\langle \overline{\mathcal{A}} \rangle$
8H 9H		8H 9H		
AH BH		AH BH		
CH DH		CH DH		
EH		EH FH	KIEN KICR	
			NON	$\langle Q \rangle \diamond \langle Q \rangle \delta$
			<	
				$\sim$
			$(\bigcirc)$	
		(C		<pre></pre>
			$\mathcal{D}$	
			(	
				///
	$\sim \sim$	$\searrow$		_/
	The second secon	^	$\rightarrow$	
~ ((		4		
	$\bigcirc$	$\rightarrow$	$\searrow$	
$\langle -\rangle$	> ((	$\sim \mathbb{Q}$	)	
	2	$\sim$		
$\checkmark$		*		

## (1) I/O port (1/6)

)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			P17	P16	P15	P14	P13	P12	P11	P10
P1	Port 1	0004H					/W	~		
							t latch registe		, , ,	
			P67	P66	P65	P64	P63	P62	P61	P60
P6	Port 6	0018H					/W			
							t latch registe			_
			P77	P76	P75	P74	P73	P72	P71	
57	D / -	004011					W	$\Omega$		
P7	Port 7	001CH					put latch regi			
				P	ull-up regist	er		Pull-up		
			5		D:OFF 1:ON				= 1:ON	
			P87	P86	P85	P84	P83	P82	P81	P80
P8	Port 8	0020H	Data from		1	<u> </u>	W	$\mathcal{I}_{0}$	1	1
FO	1 011 0	002011		n external tput latch	I			0		1
				set to "1")		7				
				P96	P95	P94	P93	P92	R91	P90
P9	Port 9	0024H		F 90	F 95	1 34	R/W	1.92	2 131	1.90
		002		1	1	$\Box(17/$		1 (	1	1
					PA5	PA4	PA3	PA2	PAT	PA0
PA	Port A	0028H			17.0		R/			17.0
					Data	a from extern			ister is set to	"1")
					PC5	PC4	PC3	PC2	PC1	PC0
PC	Port C	0030H					R/			1.00
					Dat	a from exterr			ister is set to	"1")
					PD5	PD4	PD3	PD2	PD1	PD0
PD	Port D	0034H			1					. 20
				0	Dat	a from exterr			ister is set to	"1")
				PF6	PF5	PF4	RF3	PF2	PF1	PF0
PF	Port F	003CH			<u> </u>		R/W		1	
					Data from	external por	t (Output late	ch register is	s set to "1")	
			PJ7	(PJ6	PJ5	PJ4	PJ3	PJ2	PJ1	PJ0
PJ	Port J	004CH	-		)	R/	W			
				Data	from extern	nal port (Out	put latch regi	ster is set to	o "1")	
			PK7 ( (	PK6	PK5	PK4	PK3	PK2	PK1	PK0
PK	Port K	0050H	()			R	Ŵ		•	
			$\sim$			Data from e	external port			
			(PL7 / /	PL6	PL5	PL4	PL3	PL2	PL1	PL0
PL	Port L	0054H	$(\nabla / )$	.)	$\bigcirc$	>> R/	Ŵ			
				Data	from extern	hal port (Out	put latch regi	ster is set to	o "1")	
		$\left( \right)$	PM7	PM6	PM5	))PM4	PM3	PM2	PM1	PM0
PM	Port M	0058H			//c		R			
		$\sim$				Input of	disable			
				$\overline{\langle}$	$\rightarrow$	$\sim$	PN3	PN2	PN1	PN0
PN	Port N	005CH							Ř	
		× [						Inpu	t disable	

### I/O port (2/6)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Port 1	0006H	P17C	P16C	P15C	P14C	P13C	P12C	P11C	P10C
P1CR	control						V			
	register	(Prohibit RMW)	0	0	0	0	0	0	0	0
		((((()))))	/	~	~	0:Input	1:Output	$\sim$	~	-
		0007H								P1F
	Port 1									W
P1FC	function register	(Prohibit RMW)								0:Port
	register								2)~	1:Data bus
									/	(D8 to D15
	Port 6	001AH	P67C	P66C	P65C	P64C	P63C	P62C	P61C	P60C
P6CR	control	(Prohibit				-	V	$\times$		
	regiser	RMW)	0	0	0	0	0	0	0	0
						0:Input	1:Output			
	Port 6	001BH	P67F	P66F	P65F	P64F	P63F	P62F	P61F	P60F
P6FC	function	(Prohibit	4			1 V	V	1	-	
	register	RMW)	1	1	1 0:Dort		ss bus (A16			1
			6770	<b>D</b> 700	0:Port					à là
	Port 7	001EH	P77C	P76C	P75C	P74C	P73C	P72C	P71C	$\downarrow$ $\frown$
P7CR	control	(Prohibit					V		$\leq$	<u> </u>
	register	RMW)	0	0	0		0	0 ((	0	
						0:Input	1:Output	$\bigcirc$	2/n	
		001FH	P77F	P76F	P75F	R74F	P73F	P72F	R71F/	
	Port 7	UUIFH					V			
P7FC	function	(Prohibit	0	0	0	0	0	0	V 0	
	register	RMW)	0:Port	0:Port	0:Port	0:Port	0:Port	0:Port	0:Port	
			1: WAIT	1: SRLUB	1: SRLLB	1: SRWR	1:R/w	1: WRLU	1: WRLL	
		0021H	P87C	P86C	$\sim$	$\overline{\nabla}$	$\neg \uparrow Q$			
P8CR	Port 8 control	(Dee hikit	`	N	$\sim$ J+	2				
1 001	register	(Prohibit RMW)	0	0 1				$\mathcal{D}$		
	Ū		0:Input	1:Ouput						
			P87F	P86F	P85F	P84F	P83F	P82F	P81F	P80F
	Port 8	0022H			$\langle \cdot \rangle$	, J	w //	•	•	
P8FC	control	(Prohibit	0		0	0	0	0	0	0
	register	RMW)	0:Port	0:Port	0:Port	0:Port	0:Port	0:Port	0:Port	0:Port
			1: BUSAK	1: BUSRQ	1: <p85f2></p85f2>	1: CS4	1: <p83f2></p83f2>	1: CS2	1: CS1	$1:\overline{CS0}$
					P85F2		P83F2			<u> </u>
		0023H	-		W	Test	<u>гозг</u> W		$ \longrightarrow $	<u> </u>
P8FC2	Port 8		$\left( \widehat{\Omega} \right)$		0	$\square$	0			
POPUZ	function register 2	(Prohibit RMW)		<u>\</u>	0: CS5	$\langle \rangle \rangle$	0: CS3			-
	regiotor 2			<u>/</u>	1: WDOUT					
						$\langle \rangle$				
	Port 9	0025H		P96D	P95D	/ P94D	P93D	P92D	P91D	P90D
P9DR	drive	(Prohibit			$\sim$	/	R/W			<del>.</del>
	register	(Prohibit RMW)				1				1
			$\sim$			LT is figh im				
		0027H		P96F	P95F	P94F	P93F	P92F	P91F	P90F
5450	Port 9						W			
P9FC	function register	(Prohibit RMW)		0	0	0	0	0	0	0
	register	TNIVIU)	A	0:Port	0:Port	0:Port	0:Port	0:Port	0:Port	0:Port
	$ \rangle$	1		1:SDCLK	1:SDCKE	1:SDLUDQM	1:SDLLDQM	1: SDCAS	1: SDRAS	1: SDWE

## I/O Port (3/6)

					$\sim$	<u> </u>	P۵	4F2	_		_	PA1F2	
	Port A	0029H			1			N				W	
PAFC2	function	(Prohibit			1			0				0	
	register 2	RMW)					<refe< td=""><td>er to</td><td></td><td></td><td>&lt;</td><td>Refer to</td><td></td></refe<>	er to			<	Refer to	
			~	_			PAFC					AFC>	
	Port A	002AH			<u> </u>	A5C	PA	A4C	PA3C	PA:	2C	PA1C	PA0C
PACR	control	(Prohibit								W (	( - )	>	
	register	RMW)			1	0	(	0	0			0	0
			<hr/>	<	<u> </u>	1				r to PAEC	1	<b>BA</b> / <b>E</b>	DAAE
					JΡ	A5F	PA	4F   W	PA3F	<u> </u>	21	PA1F	PA0F
				1	1	0		0	0			0	0
					<u> </u>	0							
						<paxf2,paxi< td=""><td>,PAxC&gt;</td><td>PA5</td><td>PA4</td><td>PA3</td><td>PA2</td><td>PA1</td><td>PA0</td></paxf2,paxi<>	,PAxC>	PA5	PA4	PA3	PA2	PA1	PA0
						000		Input port	Input port	Input port	Input port	Input port	Input port
						000		Output port	Output port	Output port	Output port	Output port	Output port
						010		SCLK1/	Reserved	RXD1	SCLK0/	Reserved	RXD0
		002BH						CTS1		input	CTS0		input
DAFO	Port A							input			input		
PAFC	function register	(Prohibit RMW)				011	( (	SCLK1	TXD1	Reserved	SCLK0		Reserved
	register							output	output	$\bigcirc$	output	output (Open Drain	
						(		$\sim$	(Open Drain Disable)		くてく	(Open Drain Disable)	
						100			Reserved			Reserved	
						( 101		$\sim$	Reserved		$\sim A$	Reserved	
						( 110		$\downarrow$	Reserved		h	Reserved	
						াগ			TXD1	$\mathbb{N}$	$\downarrow \Lambda$	TXD0	
					$\left( \right)$		$\supset$		output	Þ7.\`		output	
					$\square$			$  \rangle$	(Open Drain	$( \langle \rangle \rangle)$		(Open Drain	
					$\frown$	<u> </u>			Enable)		N	Enable)	
	Port C	0031H		1		X	PC	4F2	PC3F2		/	PC1F2	PC0F2
PCFC2	function	(Prohibit			$\geq$			<u> </u>					W
	register 2	RMW)		$ \langle \bigcirc \rangle$	$\mathbb{N}^{\sim}$			0	0)	_		0	0
			<u> </u>			050		Refer to F					to PCFC>
	Port C	0032H		$\neg \bigtriangledown$	P	C5C	PC	C4C	PC3C	PC: W	20	PC1C	PC0C
PCCR	control	(Prohibit	((	$\sim \sim$	-	0	$\neg \uparrow$	0	0			0	0
	register	RMW)	((	())		<u> </u>	~			r to PCFC		0	0
				$\leq$	P	C5F	Pr	C4E	PC3F	PC		PC1F	PC0F
			$\left( \overline{\Omega} \right)$						1 001	W	21	1011	1001
		$\frown$		)	1	0		0	0	C	)	0	0
				7	ť	$\overline{n}$	$\wedge$						
		//				PCxF2,PCxI	-,PCxC>	PC5	PC4	PC3	PC2	PC1	PC0
	1				$\mathbb{N}$	000	/	Input port	Input port	Input port	Input port	Input port	Input port
					$\sim$	001		Output port	Output port	Output port	Output port	Output port	Output port
				$\langle \langle \langle \rangle$		010		SCK1 input	SI1 input	SO1 output	SCK0 input	SI0 input	SO0 output
		0033H	$\sim$		ĮĪ					(Open Drain			(Open Drain
DOFO	Port C									Disable)	L		Disable)
PCFC	function register	(Prohibit RMW)		~	$\mathbb{N}$	011		SCK1 output		SDA1 I/O	SCK0 output		SDA0 I/O
				(7					(Open Drain Disable)	(Open Drain Disable)		(Open Drain Disable)	(Open Drain Disable)
				14		100			Reserved	Reserved	1	Reserved	Reserved
~		)		$\sim$		101		$\backslash$	Reserved	Reserved	1\	Reserved	Reserved
	$\langle \rangle \rangle$	7		$\sim$		110			Reserved	SO1 output	1 \	Reserved	SO0 output
	$\sim \sim$		N //	$  \rangle \rangle$	÷ 1			· ∖	1				
					1 I			\		(Open Drain	\		(Open Drain
				D)						Enable)			Enable)
				$\mathcal{D}$		111			SCL1 I/O	Enable) SDA1 I/O		SCL0 I/O	Enable) SDA0 I/O
				Ŋ		111				Enable)		SCL0 I/O (Open Drain Enable)	Enable)

#### I/O Port (4/6)

0035H (Prohibit RMW) 0036H (Prohibit RMW) 0037H (Prohibit RMW)			PD5C 0 PD5F 0 <pdxf2,pd< th=""><th>PD4 W 0 <refe PDF( PD4 0 PD4</refe </th><th>er to C &gt; 4C</th><th>PD3C 0 <refe PD3F</refe </th><th>PD W T to PDFC</th><th></th><th>PD1C 0 PD1F</th><th>PD0C 0</th></pdxf2,pd<>	PD4 W 0 <refe PDF( PD4 0 PD4</refe 	er to C > 4C	PD3C 0 <refe PD3F</refe 	PD W T to PDFC		PD1C 0 PD1F	PD0C 0
(Prohibit RMW) 0036H (Prohibit RMW) 0037H (Prohibit			0 PD5F 0	0 <refe PDF0 PD4</refe 	er to C > 4C	0 <refe< td=""><td>W r to PDFC</td><td></td><td>0</td><td></td></refe<>	W r to PDFC		0	
RMW) 0036H (Prohibit RMW) 0037H (Prohibit			0 PD5F 0	<refe PDF0 PD2 0 PD4</refe 	4F	0 <refe< td=""><td>W r to PDFC</td><td></td><td>0</td><td></td></refe<>	W r to PDFC		0	
(Prohibit RMW) 0037H (Prohibit			0 PD5F 0	PDF( PD4 0 PD4	<u>c &gt;  </u> 4C   4F	0 <refe< td=""><td>W r to PDFC</td><td></td><td>0</td><td></td></refe<>	W r to PDFC		0	
(Prohibit RMW) 0037H (Prohibit			0 PD5F 0	0 PD4	4F	0 <refe< td=""><td>W r to PDFC</td><td></td><td>0</td><td></td></refe<>	W r to PDFC		0	
RMW)			PD5F 0	PD4	4F	<refe< td=""><td>r to PDFC</td><td>&gt;</td><td>1</td><td>0</td></refe<>	r to PDFC	>	1	0
RMW)			PD5F 0	PD4	4F	<refe< td=""><td>r to PDFC</td><td>&gt;</td><td>1</td><td>0</td></refe<>	r to PDFC	>	1	0
(Prohibit			0				PD			
(Prohibit			0					<u> </u>		PD0F
(Prohibit				0			.w// <		FDII	I PD0
(Prohibit			<pdxf2,pd< td=""><td></td><td></td><td>0</td><td>10</td><td></td><td>0</td><td>0</td></pdxf2,pd<>			0	10		0	0
(Prohibit				xF,PDxC>	PD5	PD4	PD3	PD2	PD1	PD0
(Prohibit			00	0 Ir	nput port	Input port	Input port	Input port	Input port	Input port
(Prohibit			00		Dutput port	Output port	Output port	Output port		Output port
(Prohibit			01		SCLK2/ CTS2	Reserved	RXD2 input	Reserved	Reserved	HSSI0 input
					nput		mpar	$\sim$		$\gamma$
			01	1 / /	SCLK2	TXD2	Reserved	HSCLK0	HSSQ0	Reserved
					output	output	$\wedge$	output	output	
				$\sim$	>	(Open Drair Disable)		1	$(X \cap)$	
			(10	0	<u> </u>	Reserved			1	
			10	1	$\Sigma$	Reserved	$\mathbf{X}$	$\sim$	K	
			11	0		Reserved	$( \bigcirc $	DV		
			11	1		TXD2	$\leq$	$V/ \setminus$		$  \rangle  $
				$\geq$	$\backslash$	output (Open Drain	$\Sigma$		$\langle \rangle$	
				÷		(Open Diali		V	N	<u> </u>
003DH		PF6F2	$\sim$	PF4	/	$\sim$	PF2			PF0F2
(Prohibit		w Al		W						0 W
RMW)		<refer td="" to<=""><td>$\sim$</td><td><refer< td=""><td></td><td></td><td><refe< td=""><td></td><td></td><td><refer td="" to<=""></refer></td></refe<></td></refer<></td></refer>	$\sim$	<refer< td=""><td></td><td></td><td><refe< td=""><td></td><td></td><td><refer td="" to<=""></refer></td></refe<></td></refer<>			<refe< td=""><td></td><td></td><td><refer td="" to<=""></refer></td></refe<>			<refer td="" to<=""></refer>
		PFFC>	$\sim$	PFFC			PFFC			PFFC>
003EH		PE6C	PF5C	PF4		PF3C	PF	2C	PF1C	PF0C
(Prohibit			/		,	Ŵ				
RMW)	((	~	0	0		0		)	0	0
_		DECE	PF5F	PF4		efer to PFI				
		PF6F	PFDF	PF4		PF3F W	PF	26	PF1F	PF0F
	$-(\overline{O}/\zeta)$	0	0	0	~	0		)	0	0
			-	$\rightarrow$						
		<pfxf2,f< td=""><td>PFxF,PFxC&gt; PF</td><td>5 F</td><td>PF5</td><td>PF4</td><td>PF3</td><td>PF2</td><td>PF1</td><td>PF0</td></pfxf2,f<>	PFxF,PFxC> PF	5 F	PF5	PF4	PF3	PF2	PF1	PF0
003FH			000 Input p	ort Input	port In	put port In	put port In	out port I	Input port In	put port
			001 Output	/						utput port
			010 TA6IN i	nput Rese	erved Re	eserved R	XD2 input Re	eserved f	Reserved H	SSI0 input
(Prohibit RMW)	$\sim$		011 Reserv	ed TA50	DUT R	eserved TA	A3OUT Re	served	TA1OUT R	eserved
				× *				N N		
	1		~							eserved
		/ >								eserved IT0 input
										eserved
	5	N   //				· · · -	N		1	
	2			100 Reserv 101 Reserv 110 INT3 in	100 Reserved 101 Reserved 110 INT3 input	100 Reserved R   101 Reserved R   110 INT3 input In	output output output   100 Reserved Reserved   101 Reserved Reserved   110 INT3 input INT2 input	output output   100 Reserved Reserved   101 Reserved Reserved   110 INT3 input INT2 input	output output   100 Reserved Reserved   101 Reserved Reserved   110 INT3 input INT2 input	output output output output   100 Reserved Reserved Reserved Reserved   101 Reserved Reserved Reserved Reserved   110 INT3 input INT2 input INT1 input INT1

## I/O Port (5/6)

		004DH	PJ7F	PJ6F	P.	J5F	PJ4F			_	$\sim$		
5.500	Port J	004011	-		w		-	1					
PJFC2	function register 2	(Prohibit RMW)	0	0		0	0				1		
	- 3			<refe< td=""><td>er to PJFC</td><td>&gt;</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></refe<>	er to PJFC	>							
		004EH	PJ7C	PJ6C	P.	J5C	PJ4C	PJ:	3C /	PJ2C	PJ10	C	PJ0C
PJCR	Port J control	(Prohibit		•				Ŵ					
roon	register	RMW)	0	0		0	0	0		0	0		0
								to PJFC			<u></u>		
			PJ7F	PJ6F	P.	J5F	PJ4F	PJ:	3F	PJ2F	PJ1	F	PJ0F
			0			0	0	W	6		1 0		0
			0	0		0	0	0	-(0/	9	0		0
			<	PJxF2,PJxF,PJxC>	PJ7	PJ6	PJ5	PJ4	PJ3	PJ2	PJ1	PJ0	
				000	Input port	Input port	Input port	Input port	Input port	Input port	Input port	Input port	
	Port J	004FH		001	Output port	Output port	Output port	Output port	Output port	Output port	Output port	Output port	t
PJFC	function register	(Prohibit RMW)		010	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	
	register	RIVIVV)		011	TB3OUT1	TB3OUT0	TB2OUT1	TB2OUT0	TB1OUT1	TB1OUT0	TB0OUT1	TB0OUT0	
					output	output	output 📈	output	output	output	output	output	
			-	100	Reserved	Reserved	Reserved	Reserved		(	//k	$\backslash$	
			-	101 110	Reserved Reserved	Reserved Reserved	Reserved Reserved	Reserved Reserved	$\langle \rangle$		$\sim 1/2$	$\geq$ $\setminus$	
			-	110	TB5OUT1	TB5OUT0	TB40UT1	TB4OUT0			))	$\left\{ \right. \right. $	
					output	output	output	output	$\sim$	$\sim$ $\sim$			
		0051H	PK7F2	PK6F2	PK	5F2	PK4F2	PK3	BF2	PK2F2	PK1f	-2	PK0F2
PKFC2	Port K function	(Prohibit				$(\bigcirc)$	<u> </u>	W		$\sim$	<u> </u>		
	register 2	RMW)	0	0		0	0	0	N N	$\langle 0 \rangle$	0		0
								to PKFC	$\sim$	$\geq$			
			PK7F	PK6F	Pł	(5F 💛	PK4F	PK	3F7 / /	PK2F	PK1	F	PK0F
			0	0				W	$\underline{\vee}$	)	0		0
		005011	0	0		0	0	0	$\searrow$	0	0		0
PKFC	Port K	0053H	<	PKxF2,PKxF>	PKZ	PK6	PK5	PK4	РКЗ	PK2	PK1	PK0	
PKFC	function register	(Prohibit RMW)	-	00	$\searrow$	land and				la autorat	laged and	land and	_
	-	,	-	01	Input port	Input port t TB3IN0 inpu	Input port t TB2IN1 input	Input port	Input port tTB1IN1 inpu	Input port TB1IN0 input	Input port TB0IN1 inpu	Input port t TB0IN0 inp	su t
				10	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	
			/		INTB input	INTA input	INT9 input	INT8 input	INT7 input	INT6 input	INT5 input	INT4 input	-
			4		Invi o input	Instrainput	fus is unbut	Invio input	n vi / input	intro input	Invito Input	In 4 I i i put	

### I/O ポート(6/6)

<u> </u>		Address	_		1	_ 1			1	_	1 .		_
Symbol	Name		7	6		5	4	3		2	1		0
	Port L	0055H		PL6F2	PL	5F2	PL4F2	PL3		PL2F2	PL1F	-2	PL0F2
PLFC2	function	(Prohibit		0	1	0	0	W		0	0	1	0
	register 2	RMW)		0		0	0	<pre><refer pre="" to<=""></refer></pre>			0		0
		0056H	PL7C	PL6C	PI	5C	PL4C	PL3		PL2C	PL1	C I	PL0C
PLCR	Port L function		1 2/0	1 1 200				W				<u> </u>	1 200
PLCR	register	(Prohibit RMW)	0	0		0	0	0		(0)	1 0		0
		,			-	-		to PLFC :	_	$\langle \cdot \rangle$	7)	-	
			PL7F	PL6F	PL PL	.5F	PL4F	PL3	BF	PL2F	PL1	F	PL0F
		-	0	0		•	0	W	_((/		- 0	=	0
			0	0		0	0	0		_0	0		0
			<pl< td=""><td>xF2,PLxF,PLxC&gt;</td><td>PL7</td><td>PL6</td><td>PL5</td><td>PL4</td><td>PL3</td><td>PL2</td><td>PL1</td><td>PL0</td><td></td></pl<>	xF2,PLxF,PLxC>	PL7	PL6	PL5	PL4	PL3	PL2	PL1	PL0	
				000	Input port	Input port	Input port	Input port	Input port	Input port	Input port	Input port	
				001	Output port	Output port	Output port	Output port	Output port	Output port	Output port	Output por	t
			010	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved		
	Port L	0057H		011	PG13 output			PG10 output	PG03 outpu			4	ut
PLFC Port L function register	(Prohibit RMW)		100		Reserved	Reserved	HSSI1 input	Reserved	SCLK3/ CTS3 input	Reserved	RXD3 input		
				101		HSCLK1	HSSO1	Reserved	Reserved	SCLK3	TXD3	Reserved	
						output	output			output	output (Open Drain Disable)		
				110		Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	
				111		Reserved	Reserved	Reserved	TA7OUT	Reserved	TXD3 outpu	t Reserved	
					A		>	(	output		(Open Drain Enable)	I	
	Port M	005BH	PM7F	PM6F	R	//5F	PM4E	PM	3F	PM2F	PM1	F	PM0F
PMFC	function	(Prohibit		<		> .		W	$ \rightarrow $		· .	-	
	register	RMW)	1		$\mathcal{N}$		1 port / Key			1	1		1
		005FH	_	A	$\rightarrow$	o.input		PN:	Ű	PN2F	PN1	F	PN0F
	Port N	002FH		++-	$\rightarrow$ ) $$						W PNI	Г	FINUE
PNFC	function	(Prohibit RMW)		$\sim$	9			+	l	1	1		1
	register	RIVIVV)	- ( /	$\uparrow \land$		-	$\wedge$	<u> </u>	0:1	nput port	1.Analog	input	•

(2) Interrupt control	(1/5)
-----------------------	-------

Symbol	Name	Address	7	6	5	4	3	2	1	0
Symbol	INdITIE	AUUIESS	(		INT1	4	<u> </u>		<u> </u>	U
			I1C	I1M2	INT I I1M1	I1M0	I0C	IOM2	I0M1	IOMO
INTE01	INT0 & INT1	00D0H	R		R/W		R		R/W	:
	Enable	000011	0	0	0	0	0	0	0	0
			1:INT1	In	terrupt request	level	1:INT0	Inter	rrupt request	level
					INT3				<u> </u>	
			I3C	I3M2	I3M1	I3M0	I2C	12M2	I2M1	I2M0
INTE23	INT2 & INT3 Enable	00D1H	R		R/W		R	$\overline{V/\Lambda}$	R/W	
_	Enable		0	0	0	0			0	0
			1:INT3	-	terrupt request		1:INT2	~ 7	rrupt request	-
					INT5			IN		
			I5C	I5M2	I5M1	I5M0	14C	14M2	I4M1	I4M0
INTE45	INT4 & INT5 Enable	00D2H	R		R/W		R		R/W	
	LIIADIE		0	0	0	0 (	0	0	0	0
			1:INT5	Int	terrupt request	level	1:INT4	Inte	rrupt request	evel
					INT7			/îN		
	INT6 & INT7		I7C	I7M2	I7M1	17M0	V 16C	16M2	16M1	16M0
INTE67	Enable	00D3H	R		R/W	(V/)	R	( )	R/W	
			0	0	0	0		0	0)	0
			1:INT7		terrupt reques	Hevel	1:INT6		rrupt request	level
			ITA1C	INTA ITA1M2	1 (TMRA1) ITA1M1	ITA1M0	ITAOC	INTTA0	(TMRA0) ITA0M1	ITA0M0
	INTTA0 &	00D4H	R		R/W		R		R/W	
INTETA01	INTTA1 Enable	00D4H	0	0	0	0	0	~0	0	0
			1:INTTA1		terrupt request		1:INTTA0		rrupt request	•
			1.1.1.1.1.1.1.1							
			ITA3C	INTTA ITA3M2	3 (TMRA3) ITA3M1	ITA3M0	ITA2C	INTTA2	(TMRAZ) ITA2M1	ITA2M0
INTETA23	INTTA2 & INTTA3	00D5H	R		R/W	11110000	R		R/W	
	Enable		0	0	0	0	0	0	0	0
			1:INTTA3		terrupt request	level	1:INTTA2	Inter	rrupt request	level
					TA5 (TMRA5)		$\geq$	INTTA4	/	
	INTTA4 &		ITA5C	ITA5M2		ITA5M0	VÍTA4C	ITA4M2	ITA4M1	ITA4M0
INTE8TA45	INT8/INTTA5	00D6H	R		R/W		R		R/W	
	Enable		0 1:INT8/	0	0	0	0	0	0	0
			INTTA5		terrupt reques	level	1:INTTA4	Inter	rrupt request	level
			(7)	INT9/INT	TA7 (TMRA7)	11		INTTA6	(TMRA6)	
			ITA7C	ITA7M2	ITA7M1	ITA7M0	ITA6C	ITA6M2	ITA6M1	ITA6M0
INTE9TA67	INTTA6 & INT9/INTTA7	00D7H	R		R/W	$\land$	R		R/W	-
	Enable		0	0	0	)) 0	0	0	0	0
		$\searrow$	1:INT9/	Int	terrupt request	level	1:INTTA6	Inter	rrupt request	level
			INTTA7		ion up reques		1.001170		napi iequesi	
			$\checkmark$							
	$\sim 1$				$\geq$					
	72			~	$\sim$					
	$\sim$	$\mathbf{i}$		(7						
	( )	<u> </u>	$\sim$	11						
$\wedge$	(())	)								
	$\sim$	/ _		/ >						
	//	- (7	> ((	))						
$\langle -$	$ \rightarrow $		$\sim \sim$	))						

				INT	TX0			INT	RX0	
	INTRX0 &		ITX0C	ITX0M2	ITX0M1	ITX0M0	IRX0C	IRX0M2	IRX0M1	IRX0M0
INTES0	INTTX0	00D8H	R		R/W	•	R	~	R/W	-
	Enable		0	0	0	0	0	0	0	0
			1:INTTX0	Inte	rrupt request	level	1:INTRX0	Inte	rrupt request	level
				INT	TX1			( INT	RX1	
	INTRX1 &		ITX1C	ITX1M2	ITX1M1	ITX1M0	IRX1C	IRX1M2	IRX1M1	IRX1M0
INTES1	INTTX1	00D9H	R		R/W		R	$\sim$	R/W	
	Enable		0	0	0	0	0 ((	0	0	0
			1:INTTX1	Inte	rrupt request	level	1:INTRX1	) Inte	rrupt request	level
				INT	TX2		$\geq$		RX2	
	INTRX2 &		ITX2C	ITX2M2	ITX2M1	ITX2M0	IRX2C	IRX2M2	IRX2M1	IRX2M0
INTES2	INTTX2	00DAH	R		R/W		R	M	R/W	
	Enable		0	0	0	0	0	0	0	0
			1:INTTX2	Inte	rrupt request	level	1:INTRX2	Inte	rrupt request	level
				INT	TX3	$\langle \rangle$		INT	RX3	7
	INTRX3 &		ITX3C	ITX3M2	ITX3M1	ITX3M0	IRX3C	IRX3M2	IRX3M1	IRX3M0
INTES3	INTTX3	00DBH	R		R/W	$((// \land$	R		R/W	-
	Enable		0	0	0	VØ )	0 <		0	0
			1:INTTX3	Inte	rrupt request	level	1:INTRX3	Inte	rrupt request	level
					- 7(				SBE0	
	INTSBE0		-	-			ISBE0C	ISBE0M2	ISBE0M1	ISBE0M0
INTESB0	Enable	00DCH			$\langle \zeta \rangle$	$\sim$	R	$\leq ))$	R/W	-
							0	~0/	0	0
				Always	write "0"	$\checkmark$	1:INTSBE0	<u> </u>	rrupt request	level
				G	$\sim$ $_{>}$				SBE1	
INTESB1	INTSBE1	00DDH	-	- 20		-	ISBE1C	ISBE1M2	ISBE1M1	ISBE1M0
INTESBI	Enable				<u> </u>		R		R/W	
				Alizard	write "0"		0 1:INTSBE1	0	0 rrupt request	0
						<u> </u>	TINISBET		1 1	level
			IHSC0C		-ISCO		IAC	-	TA	14140
INTEAHSC0	INTA & INTHSC0	00DEH	R	IHSTX0M2	IHSTX0M1 R/W	IHSTX0M0	R	IAM2	IAM1 R/W	IAM0
	Enable	OODEII	0	0	0	0	0	0	0	0
			1:INTHSC0	-	rrupt request		1:INTA		rrupt request	
					HSC1	$\langle \mathcal{O} \rangle$			ТВ	
	INTB &		IHSC1C	IHSTX1M2	IHSTX1M1	IHSTX1M0	IBC	IBM2	IBM1	IBM0
INTEBHSC1	INTHSC1	00DFH	R	)	R/W	$\sim$	R		R/W	-
	Enable	//	0	0	(0//	0	0	0	0	0
		$1 \leq 1$	1:INTHSC1	< Inte	rrupt request	level	1:INTB	Inte	rrupt request	level

Interrupt control (2/5)

Symbol	Name	Address	7	6	5	4	3	2	1	0
0,1120	. Taine				1 (TMRB0)	•			(TMRB0)	
	INTTB00 &		ITB01C	ITB01M2	ITB01M1	ITB01M0	ITB00C	ITB00M2	ITB00M1	ITB00M0
INTETB0	INTTB01	00E0H	R		R/W		R	$\sim$	R/W	
	Enable		0	0	0	0	0	0	0	0
			1:INTTB01	Inte	errupt request le	evel	1:INTETB00	Inte	rrupt request	level
				INTTB1	1 (TMRB1)			INTTB10	(JMRB1)	
	INTTB10 &		ITB11C	ITB11M2	ITB11M1	ITB11M0	ITB10C	ITB10M2	/ ITB10M1	ITB10M0
INTETB1	INTTB11	00E2H	R		R/W		R	57.	R/W	
	Enable		0	0	0	0	0 (()	0	0	0
			1:INTTB11	Inte	errupt request le	evel	1:INTTB10	Inter	rrupt request	level
					1 (TMRB2)			-	(TMRB2)	
	INTTB20 &		ITB21C	ITB21M2	ITB21M1	ITB21M0	ITB20C	JTB20M2	ITB20M1	ITB20M0
INTETB2	INTTB21 Enable	00E5H	R		R/W		R	<u>[`</u>	R/W	-
	Enable		0	0	0	0	0	0	0	0
			1:INTTB21	Inte	errupt request le	evel	1:INTTB20		rrupt request	
								NTTB31/INT		/
	INTTB30 &						ITB3XC	ITB3XM2		ITB3XM0
INTETB3	INTTB31 Enable	00E6H				$(\Omega / \wedge$	∨ R		RAW	
	LINADIC						0	0	0	0
				/	Always write "C	<i>ⁿ</i>	1:INTTB31/30		rrupt request	
								NTTB41/INT		
	INTTB40 &	005711					ITB4XC	ITB4XM2	1	ITB4XM0
INTETB4	INTTB41 Enable	00E7H					R		R/W	
							0	0)	0	0
				/	Always write "C	/" Z	1:INTTB41/40		rrupt request	
				$\sim$	$\square$			NTTB51/INT		
INTETB5	INTTB50 & INTTB51	00E8H					ITB5XC	) ITB5XM2	ITB5XM1	ITB5XM0
INTEIDO	Enable	UVEON		$\neg \forall$			R	0	R/W	0
					Always write "C	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	1:INTTB51/50		rrupt request	
					Always while t		1.INTTE31/50		BOX	level
				+ +	h	$ \rightarrow $	твохс	INT I ITBOXM2	ITBOXM1	ITBOXM0
INTETBOX	INTTBOX (Overflow)	00E9H		$\neg \bigtriangledown$					-	TIBOXIVIO
INTERBUX	Enable	00594				$\wedge$	R	0	R/W	
			((				0	ů	0	0
				<u> </u>	Always write "C	2	1:INTTBOX	Inte	rrupt request	level

Interrupt control (3/5)

				IN	TP0			INT	AD	
			IP0C	IP0M2	IP0M1	IP0M0	IADC	IADM2	IADM1	IADM0
	INTP0 & INTAD Enable	00E4H	R	-	R/W		R		R/W	
	LIIADIe		0	0	0	0	0	0	0	0
			1:INTP0	Inte	errupt request	evel	1:INTAD	Inte	rrupt request	level
				Ν	IMI			TA	<b>NDT</b>	
	NMI & INTWDT		INCNM	-	-	-	INCWD	((-))	2 -	-
	Enable	00EFH	R				R		)	
			0				0			
			1:NMI				1:INTWDT			
				INTTC1	I (DMA1)				(DMA0)	
	INTTC0 &		ITC1C	ITC1M2	ITC1M1	ITC1M0	ITC0C	ITC0M2	ITC0M1	ITC0M0
	INTTC1 Enable	00F0H	R		R/W		( ( R )	$\triangleright$	R/W	
	Enable		0	0	0	0		0	0	0
			1:INTTC1	Inte	errupt request l	evel	1:INTTC0	Inte	rrupt request	level
				INTTC	3 (DMA3)	$\mathcal{A}($		INTTC2	(DMA2)	
	INTTC2 &		ITC3C	ITC3M2	ITC3M1	ITC3M0	ITC2C	ITC2M2	TC2M1	ITC2M0
	INTTC3 Enable	00F1H	R		R/W		R	52	R/W	
	Enable		0	0	0		0	0	0	0
			1:INTTC3	Inte	errupt request l	evel	1:INTTC2	Inte	rrupt request	level
				INTTC	5 (DMA5)			NTTC4	(DMA4)	
	INTTC4 &		ITC5C	ITC5M2	ITC5M1	TC5M0	ITC4C	ITC4M2	TC4M1	ITC4M0
	INTTC5 Enable	00F2H	R		R/W		R	$\sim$	R/W	
	LINDIE		0	0	0(	0	0	0	0	0
<u> </u>			1:INTTC5		errupt request	evel	1:INTTC4	1-1-	rrupt request	level
				INTTC	7 (DMA7)	>	$( \cap )$		(DMA6)	
	INTTC6 &		ITC7C	ITC7M2		ITC7M0	ITC6C	ITC6M2	ITC6M1	ITC6M0
	INTTC7 Enable	00F3H	R	((	R/W		R		R/W	
	LIADIE		0	0 0 0	0	0	0	0	0	0
			1:INTTC7	Inte	errupt request	evel	1:INTTC6	Inte	rrupt request	level

## Interrupt control (5/5)

Symbol	Name	Address	7	6	5	4	3	2	1	0
- )			-		<u> </u>	<u> </u>	IR3LE	IR2LE	IR1LE	IROLE
			W					R	Ŵ	-
	SIO	00F5	0				1	1	1	1
SIMC	Interrupt Mode	(Prohibit					INTRX3	INTRX2	INTRX1	INTRX0
	control	RMW)	Always				0: edge mode	0: edge mode	0: edge mode	0: edge mode
			write "1"				1: level	1: level	1: level	1: level
	ļ					_	mode	mode	mode	mode
								77~		NMIREE
							$\langle () \rangle$	( / ) )		R/W
	Interrupt	00F6H						$\bigcirc$		0
IIMC0	Input mode	(Prohibit								NMI
	control 0	RMW)					$\left( \left( \right) \right)$	$\supset$		0:Falling
								Į.		1:Falling
						6	$\sim$			and
						1416	IJLE	I2LE	IILE	Rising
		00FAH	I7LE	I6LE	I5LE	I4LÉ	U ISLE			IOLE
	Interrupt		0	0	0	077	0	0	0	0
IIMC1	Input mode control 1	(Prohibit RMW)	INT7	INT6	INT5	INT4	INT3		INT1	INT0
		144117	0:Edge	0:Edge	0:Edge	0:Edge	0:Edge	0:Edge	0:Edge	0:Edge
			1:Level	1:Level	1:Level	1:Level	1:Level	1:Level	1:Level	1:Level
			17EDGE	I6EDGE	I5EDGE (	14EDGE	<b>I3EDGE</b>	I2EDGE	UTEDGE	10EDGE
							W	$\langle c \rangle$	7	-
	Interrupt	00FBH	0	0	<u>_0</u> (	0	0	0	0	0
IIMC2	Input mode	(Prohibit	INT7	INT6	INT5	INT4	INT3	INT2	INT1	INT0
	control 2	RMW)	0: Rising /High	0: Rising /High	0: Rising /High	0: Rising /High	0: Rising /High	0: Rising /High	0: Rising /High	0: Rising /High
			1: Falling	1: Falling	1: Falling	1: Falling	1: Falling	1: Falling	1: Falling	1: Falling
			/Low	/Low	/Low	/Low	/Low	/Low	/Low	/Low
				$\sim$	$\sim$	$\neg \land$	IBLE	IALE	I9LE	I8LE
		010EH					17		W	
IIMC3	Interrupt Input mode	(Drohihit		$\left( \right)$			0	0	0	0
millios	control 3	(Prohibit RMW)		(())			INTB	INTA	INT9	INT8
					1		0:Edge	0:Edge	0:Edge	0:Edge
						$\land$	1:Level	1:Level	1:Level	1:Level
							IBEDGE	IAEDGE	19EDGE	18EDGE
		010FH		$\bigcirc$	<	$ \geq 1 $			W	
	Interrupt		$\left( \overline{\Omega} \right)$	<u> </u>		$\sim$	0	0	0	0
IIMC4	Input mode control 4	(Prohibit	$\left( \left( \right) \right) $			$\geq$	INTB 0: Rising	INTA 0: Rising	INT9 0: Rising	INT8 0: Rising
	CONTROL 4	RMW)				$\sim$	/High	/High	/High	/High
		// )		~		<u>\</u>	1: Falling	1: Falling	1: Falling	1: Falling
		$\leq /r$				/	/Low	/Low	/Low	/Low
		00F8H	-	-	$\square$	-	-	-	-	-
INTCLR	Interrupt Clear	(Prohibit				3	N			
	Control	RMW)	0	0	0	0	0	0	0	0
	$\land \land$					<u> </u>		nicro DMA sta		
		N	-	DP49SEL	DP48SEL	DP47SEL	DP39SEL	DP37SEL	DP26SEL	DP24SEL
		$\sim 2$		$\wedge$			R/W			
	Interruption	010CH							0	0
INTSEL	combination	(Prohibit		0:INTTB50 Interruption	0:INTTB40 Interruption	0:INTTB30 Interruption	0:INTB Interruption	0:INTA Interruption	0:INTTA7 Interruption	0:INTTA5 Interruption
$\sim$	selection	RMW)		is effective	is effective	is effective	is invalid	is invalid	is effective	is effective
		$\land$		1:INTTB51	1:INTB41	1:INTTB31	1:INTB	1:INTA	1:INT9	1:INT8
		((	11	Interruption is effective	Interruption is effective	Interruption is effective	Interruption is effective	Interruption is effective	Interruption is effective	Interruption is effective
$\overline{\gamma}$	/		$\leftarrow$	IS CIECUVE	TBOF5ST	TBOF4ST	TBOF3ST	TBOF2ST	TBOF1ST	TBOF0ST
			$\wedge $		1201331	1001401		W	1501101	1001001
	$\searrow$		$\rightarrow$		0	0	0	0	0	0
	$\sim$	010DH	w.		Read:	Read:	Read:	Read:	Read:	Read:
INTST	Interruption generating				):Interruption	):Interruption	):Interruption	):Interruption	):Interruption	):Interruption
10101	flag	(Prohibit RMW)			in-generating	in-generating	in-generating	in-generating	in-generating	in-generating
		, í			Interruption	Interruption	Interruption	Interruption	Interruption	I:Interruption
		1	1				Write:	Write:	Write:	Write:
					Write:	Write:	vvnie.		vvinc.	
					0:"0" clear 1:Don't care	0:"0" clear 1:Don't care	0:"0" clear 1:Don't care	0:"0" clear 1:Don't care	0:"0" clear 1:Don't care	0:"0" clear 1:Don't care

### (3) DMA controller

		1	~				-	· .		
Symbol	Name	Address	7	6	-			-	-	0
	DMA0				DMA0V5	DMA0V4			DMA0V1	DMA0V0
DMA0V	Start	0100H		<u> </u>			-			
	Vector				0	0			0	0
							DMA0 St	art Vector		-
		Address 7 6 5 4 3 2 1   0100H 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 <td< td=""><td>DMA1V0</td></td<>		DMA1V0						
DMA1V	DMA1 Start	0101H					R	w 🕖		
2	Vector	010111			0	0	- //		0	0
							DMA1 St	art Vector		
					DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0
DMA2V	DMA2 Start	0102					R	W		-
DIVIAZV	Vector	01026			0	0	$\left( \left( 0 \right) \right)$	0	0	0
							DMA2 St	art Vector	-	-
			/	$\sim$	DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0
	DMA3				<b>-</b>				$\mathcal{A}$	>
DMA3V	Start Vector	0103H			0	0			0	0
	100101					- Ol		17		. 0
						DMAAVA			DMAN/1	DMA4V0
	DMA4			$\rightarrow$	DIVIA4V3	DIVIA4V4	2			DIVIA4VU
DMA4V	Start	0104H					-			0
	Vector				0	0	-			0
		-	/	<hr/>			-		/ [	
	DMA5				DMA5V5	DMA5V4	=		DMA5V1	DMA5V0
DMA5V	Start	0105H								
	Vector				0	0			0	0
			-		$\sim$				-	-
				-41	DMA6V5	DMA6V4	DMA6V3	DMA6V2	DMA6V1	DMA6V0
DMA6V	DMA6 Start	0106H					R	W		
Dimitor	Vector	010011		$\left( \right)$	0 🗸	0	0)	0	0	0
				(())			DMA6 St	art Vector		
				Ľ	DMA7V5	DMA7V4	DMA7V3	DMA7V2	DMA7V1	DMA7V0
DMA7V	DMA7 Start	01074	((	$\sim$			R/	Ŵ		-
DIVIATV	Vector	010/11			0	0	0	0	0	0
						$ C_{1} $	DMA7 St	art Vector	-	
			DBST7	DBST6	DBST5	DBST4	2	6	DBST1	DBST0
		01001								
DMAB	DMA Burst	0108H	0	0	$\left[ \left( 0 \right) \right]$			0	0	0
		$\chi$ ).		$\sim$						
			DREQ7	DREQ6					DREQ1	DREQ0
	DMA	0109H	2.120.					Difference	Ditea	
DMAR	Request		0	a				0	0	0
		RMW)	~ -							
								-		
		$\overline{\nabla}$		$\sim$	$\sim$					
		$\searrow$		( (						
	$( \frown )$		$\langle \rangle$	1/						
$\sim$		))								
	$\sim$		$( \cap$	$\backslash \land$						
		((		))						
17			$\sqrt{\nabla}$	ノ						
		Z	$\sim$							

(4) Memory controller (1/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
Cymbol	Hamo	71001000		B0WW2	B0WW1	B0WW0		B0WR2	B0WR1	B0WR0
				DOWINZ	W	Dommo		DOWINZ	W	Downto
	BLOCK 0	0140H		0	1	0		Q	1	0
B0CSL	MEMC			Write waits				Read waits		
DUUUL	control register Low	(Prohibit RMW)		001:0WAIT	010:1W 110:3W			001:0WAIT	010:10	
	<u> </u>			101:2WAIT				101:2WAIT	1.	
				111:4WAIT Others:Res		AIT pin		111:4WAIT Others:Res		AIT pin
			B0E	-	-	BOREC	AB0OM1	BOOMO	B0BUS1	B0BUS0
			W					Ŵ		
	BLOCK 0	0141H	0			0	0	0	0	0
B0CSH	MEMCT control	(Prohibit	CS select	Always	Always	0:Not insert a dummy cycle	00:ROM/SR		Data Bus w	dth
	register High	RMW)	0:Disable 1:Enable	write "0"	write "0"	1:Insert a dummy	01:Reserved		00:8bit 01:16bit	
			1.LIIdole			cycle	11:Reserved		10:Reserve	d
						A			11:Reserve	
				B1WW2	B1WW1	B1WW0		B1WR2	B1WR1	B1WR0
				0	W1	07		0	W	0
P1CO	BLOCK 1 MEMC	0144H		Write waits	•		) (	Read waits		
B1CSL	control register Low	(Prohibit		001:0WAIT	010:10		ľ	001:0WAIT	/ 010:10	
	Tegister Low	RMW)		101:2WAIT	110:3			101:2WAIT	110:3W	
				111:4WAIT Others:Res		AIT pin	/	111:4WAIT Others:Res		AIT pin
			B1E	-		BIREC	B1OM1	B10M0	B1BUS1	B1BUS0
			W					~~		
	BLOCK 1	0145H	0			0	077	0	0	0
B1CSH	MEMC control	(Prohibit	CS select	Always	Always	0: Not insert a dummy cycle	00:ROM/SR		Data Bus w	dth
	register High	RMW)	0:Disable 1:Enable	write "0"	write "0"	1: Insert a dummy	01:Reserved 10:Reserved		00:8bit 01:16bit	
			1.LIIdble			cycle	11:Reserved		10:Reserve	d
					$\searrow$				11:Reserve	
				B2WW2	B2WW1	B2WW0	$\searrow / \sim$	B2WR2	B2WR1	B2WR0
		04/011		0	W 1	. 0	$\sim$	0	W 1	0
B2CSL	BLOCK 2 MEMC	0148H	((	Write waits				Read waits		
DZUGL	control register Low	(Prohibit RMW)		001:0WAIT	010:10			001:0WAIT	010:10	
				101:2WAIT	110:30			101:2WAIT	110:3W	
			(n)	111:4WAIT Others:Res		AIT pin		111:4WAIT Others:Res		AIT pin
			BŹE	B2M	-	B2REC	B2OM1	B2OM0	B2BUS1	B2BUS0
		$\langle \cap \rangle$		V	$(0/\langle$			W		
	BLOCK 2	0149H	1	0		0	0	0	0/1	0/1
B2CSH	MEMC	(Prohibit	CS select	0:16MB	Always	0: Not insert a dummy cycle	00:ROM/SR		Data Bus w	dth
	register High	RMW)	0:Disable 1:Enable	1:Sets area	write "0"	1: Insert a dummy cycle	01:Reserved		00:8bit 01:16bit	
				unea		- Uyure	11:Reserved		10:Reserve	d
	$ \land \land$								11:Reserve	
	72			B3WW2	B3WW1 W	B3WW0		B3WR2	B3WR1 W	B3WR0
			. (	0	 1	0		0	1	0
B3CSL	BLOCK 3 MEMC	014CH	0	Write waits				Read waits		
DOUGL	control register Low	(Prohibit RMW)		001:0WAIT	010:10			001:0WAIT	010:10	
				101:2WAIT	110:3W			101:2WAIT	110:3W	
		((	110	0thers:Res		AIT pin		111:4WAIT Others:Res	• • • • • •	AIT pin
$\overline{\mathcal{A}}$			B3E	-	-	<b>B3REC</b>	B3OM1	B3OM0	B3BUS1	B3BUS0
		<	Ŵ					W		
	BLOCK 3	014DH	0			0	0	0	0	0
B3CSH	MEMC control	(Prohibit	CS select	Always	Always	0: Not insert a dummy cycle	00:ROM/SR		Data Bus w	dth
	register High	RMW)	0:Disable 1:Enable	write "0"	write "0"	1: Insert a dummy cycle	01:Reserved	-	00:8bit 01:16bit	
						commy cycle	11:SDRAM	-	10:Reserve	
									11:Reserve	d

Note1: A value is set to B2CSH <B2BUS1:0> according to the state of AM[1:0] terminal at the time of reset release.

### Memory controller (2/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
Cymbol	Nume	71001000		B4WW2	B4WW1	B4WW0		B4WR2	B4WR1	B4WR0
				Dimit	W			Dinne	W	Bittito
	BLOCK 4	0150H		0	1	0		0	1	0
B4CSL	MEMC	01301		Write waits		•		Read waits	•	
B4C3L	control	(Prohibit		001:0WAIT	010:1W			001:0WAIT	010:1V	
	register Low	RMW)		101:2WAIT	110:3W	VAIT		101:2WAIT	110:3V	/AIT
				111:4WAIT Others:Rese		AIT pin		111:4WAIT Others:Res		AIT pin
			B4E	-	-	B4REC	B4OM1	B4OM0	B4BUS1	B4BUS0
			W				( (	~>W		
	BLOCK 4	0151H	0			0	$\sim 0$ ((	0	0	0
B4CSH	MEMC		CS select	Always	Always	0: Not insert a	00:ROM/SR	AM	Data Bus w	idth
D40011	control register High	(Prohibit	0:Disable	write "0"	write "0"	dummy cycle 1: Insert a	01:Reserved		00:8bit	
	register righ	RMW)	1:Enable	unito o	Millo 0	dummy cycle	10:Reserved		01:16bit	
							11:Reserved	<b>1</b> √	10:Reserve	d
								/	11:Reserve	d
				B5WW2	B5WW1	B5WW0		B5WR2	B5WR1	B5WR0
					W	IN.			$\langle W \rangle$	
	BLOCK 4	0154H		0	1	0		0		0
B5CSL	MEMC			Write waits			$\searrow$	Read waits		
DOCOL	control register Low	(Prohibit RMW)		001:0WAIT	010:10		Ň	001:0WAIT	010:1V	
	. Sgistor LOW	INIV(VV)		101:2WAIT	110:3W	/ `//	) <	101:2WAIT	)) <u>110:3V</u>	
				111:4WAIT	011: W	AIT pin		111:4WAIT		AIT pin
				Others:Rese	erved			Others:Res		
			B5E	-	-71	B5REC	B5OM1	B5OM0	B5BUS1	B5BUS0
			W					W	/	
	BLOCK 4	0155H	0			<u> </u>	0	(0)	0	0
B5CSH	MEMC		CS select	Always	Always	0: Not insert a	00:ROM/SR	AM	Data Bus w	idth
Beeen	control register High	(Prohibit RMW)	0:Disable	write "0"	write "0"	dummy cycle 1: Insert a	01:Reserved		00:8bit	
	register riigh		1:Enable			dummy cycle	10:Reserved	( ( t	01:16bit	
				.((			11:Reserved	¥/	10:Reserve	
			~						11:Reserve	1
				BEXWW2	BEXWW1	BEXWW0	1	BEXWR2	BEXWR1	BEXWRO
				$\langle \frown \rangle$	$\sim w$				W	
	BLOCK EX			((0))	1	0		0	1	0
BEXCSL	MEMC	0158H		Write waits			$\mathbb{N}$	Read waits		
	control register Low			001:2WAIT		1WAIT	~	001:2WAI		:1WAIT
			((	101:2WAIT		2WAIT		101:2WAI		:2WAIT
				011:1+NWA		$\sim$		011:1+NW		
				Others:Res	erved	1521		Others:Res		
			TTTA				BEXOM1	BEXOM0	BEXBUS1	BEXBUS
		$\frown$	(//)			$\langle \rangle$			V	
	BLOCK EX	$\langle \rangle$	$\langle \cdot \rangle$	0	07	0	0	0	0	0
BEXCSH	MEMC	0159H		Always	Always	Always	00:ROM/SF		Data Bus v	vidth
	control register High	577		write "0"	write "0"	write "0"	01:Reserve		00:8bit	
	J	$\searrow$			$\sim$	1	10:Reserve		01:16bit	
					$ \geq $		11:Reserve	d	10:Reserve	
			$\supset$			ļ	ļ	-	11:Reserve	
	$\land \land$		<u> </u>		-	OPGE	OPWR1	OPWR0	PR1	PR0
					$\geq$	ļ		R/W	·	
	Page ROM			$\sim$	$\checkmark$	0	0	0	1	0
PMEMCR	control	0166H		(		ROM page	Wait numbe		Byte number	
	register		$\sim$			access	00: 1state (n-		00: 64by	
$\wedge$	( )					0:Disable	01: 2state (n- 10: 3state (n-		01: 32by	
		/		$\langle \rangle$		1:Enable	11: Reserved		10: 16by	
	$\sim$	$\rightarrow$						•	11: 8byte	9
		((	1/2	ノノ						
<		· · · ·	$\sim$	- /						
$\langle -$				/						
$\square$		$\geq$								

Memory controller (3/3)

5

			M0V20	M0V19	M0V18	M0V17	M0V16	M0V15	M0V14-9	M0V8
	Memory	01 401 1			1		W	1		
MAMR0	mask register 0	0142H	1	1	1	1	1	<u> </u>	1	1
	0				0:Com	pare enable	1:Compare	disable		
	Memory		M0S23	M0S22	M0S21	M0S20	M0S19	M0S18	M0S17	M0S16
MSAR0	start	0143H	•		•	R/	Ŵ			
MOARU	address	01430	1	1	1	1	1	(4)	Y 1	1
	register 0				S	et start addre	ess A23 to A	16	)	
			M1V21	M1V20	M1V19	M1V18	M1V17	7 M1V16	MV15-9	M1V8
MAMR1	Memory mask	0146H			•	R		(/)	-	
	register 1	014011	1	1	1	1		<u> </u>	1	1
	-				0:Com	oare enable	1:Compare	disable		
	Memory		M1S23	M1S22	M1S21	M1S20	M1S19	>M1S18	M1S17	M1S16
MSAR1	start	0147H				R	w V	)		
MOANT	address	014711	1	1	1	1	$\sim$	1		1
	register 1				S	et start addre	ess A23 to A	16		
			M2V22	M2V21	M2V20	M2V19	M2V18	M2V17	M2V16	M2V15
MAMR2	Memory mask	014AH				R	W	·		
WAWKZ	register 2	014AH	1	1	1	$\left( \left( 1/2 \right) \right)$	1	1	$\nabla \mathcal{N}$	1
	0				0:Com	pare enable	1:Compare	disable		
	Memory		M2S23	M2S22	M2S21	M2S20	M2S19	M2S18	M2\$17	M2S16
MSAR2	start	014BH			. ((	R	Ŵ	-	90/	
MOARZ	address		1	1	1		1 /	$\boxed{21}$	1	1
	register 2				S	et start addre	ess A23 to A	16	-	
			M3V22	M3V21	M3V20	M3V19	M3V18	M3V17	M3V16	M3V15
MAMR3	Memory mask	014EH	•			R/	Ŵ		-	
IVIAIVING	register 3	014EH	1	1	$\left \left( \mathbf{X}\right) \right $	1	1 (1//	1	1	1
	-			(	0:Com	pare enable	1:Compare	disable	-	
	Memory		M3S23	M3S22	M3S21	M3S20	M3S19	M3S18	M3S17	M3S16
MSAR3	start	014FH				// R/	W			
MOARD	address register 3	01466	1	1	>1		1	1	1	1
	register 5			$\left( \right)$	S	et start addre	ess A23 to A	16		
			M4V22	M4V21	M4V20	M4V19	M4V18	M4V17	M4V16	M4V15
MAMR4	Memory mask	0152H		$\sim$	/	_ R/	w~			
	register 4	015211	1 ( (	$\sim$	1	1	1	1	1	1
	-				0:Com	pare enable	1:Compare	disable		
	Memory		M4S23	M4S22	M4S21	M4\$20	M4S19	M4S18	M4S17	M4S16
MSAR4	start	0153H	$(\Omega \wedge$		$\sim$	R/	W		-	
MOAN4	address register 4	013311	$(\vee \gamma)$	1	1	$\sum$	1	1	1	1
	register 4				$\left( \bigcap \right)$	et start addre	ess A23 to A	16		
		$\langle / \rangle$	M5V22	M5V21	M5V20	M5V19	M5V18	M5V17	M5V16	M5V15
MAMR5	Memory mask	0156H				/ R/	Ŵ	•	-	
WAWKS	register 5	01300	1	1		1	1	1	1	1
	-					pare enable	1:Compare	disable		
	Memory		M5S23	M5S22	M5S21	M5S20	M5S19	M5S18	M5S17	M5S16
MSAR5	start 🔨 🔿	0157H				R	Ŵ			
WOARD	address		1	1	1	1	1	1	1	1
	register 5	XD	/		0	a to a to a to a dalar.	ess A23 to A	10		
(5) Clock control / PLL (1/2)

	-		, ,							
Symbol	Name	Address	7	6	5	4	3	2	1	0
								-		
	System							R/W		
SYSCR0	Clock Control 0	10E0H						0	0	0
	Control 0							Always		
								write "0"		
								GEAR2	GEAR1	GEAR0
								$\left( \left( \right) \right)$	R/W	
									) 0	0
					I			Select gear	value of	-
							. ((	high freque		
	System						$ \langle   \rangle$	000: fc	• • •	
SYSCR1	Clock	10E1H						000: fc		
	Control 1							010: fc		
								011: fc		
								100: fc	/16	
						6		101: (F	Reserved)	
								110: (F	Reserved)	
									Reserved)	7
			-		WUPTM1	WUPTM0	HALTM1	HALTMO		DRVE
			R/W				/W		$\backslash \lor$	R/W
			0		1	0	) 1 🗸	5 10	$\mathcal{V}$	0
			Always		Warm-up tim	er	HALT mode			Pin state
SYSCR2	System Clock	10E2H	write "0"		00: Reserv	ed	00: Reserve	ed	70/	control in STOP
SISCRZ	Clock Control 2	10E2H			01: 2 [°] /input	frequency	01: STOP n	node	$\rightarrow$	mode
					10: 2 /inpu	t frequency It frequency It frequency	10: IDLE1 r	node		0: I/O off
						it nequency	11: IDLE2	node		1: Remains
					$\frown$			$\sim$		the state
					$( \land )$	$\checkmark$	((7)	$\langle \wedge \rangle$		before HALT
	1			FCSEL	LWUPFG			$\rightarrow$	$\sim$	
				R/W	R					
				0	0					
PLLCR0	PLL Control 0	10E8H		Select fc	Lock up timer					
	Control C			clock	status flag					
				0: fosch	0: not end		$\sim$			
				1: fPLL	1: end		$\sim$			
			PLLON			A				
			R/W							
	PLL	105011	0			$\langle \mathcal{A} \rangle$				
PLLCR1	Control 1	10E9H	Control	~	$\sim$	//				
			on/off	D		$\geq$				
			1: ON 0: OFF	'V		~		]		
<u> </u>			U: OFF			<u></u>				

#### Clock control / PLL (2/2)

			-							~
Symbol	Name	Address	7	6	5	4	3	2	1	0
			PROTECT					EXTIN	DRVOSCH	
			R					R/W	R/W	
EMCCR0	EMC	10E3H	0					0	1	
EMOORO	control register 0	TOEOTT	Protect flag					1: External	fc oscillator	
			0: OFF					fc clock	driver abillity 1: NORMAL	
			1: ON						0: WEAK	
EMCCR1	EMC control register 1	10E4H		Switching	the protect (	ON/OFF by N	write to follow	ving 1st-KEY, in successio		
EMCCR2	EMC control register 2	10E5H		2nd-Kl	EY: EMCCR	1 = A5H, EM	CCR2 = 5AH	I in successio	on write	

(6) SDRAM Controller

Symbol	Name	address	7	6	5	4	3	2	1	0
0,	Hamb	444.000	-	-	SMRD	SWRC	SBST	SBL1	SBL0	SMAC
					_		R/W	-		
			0	0	0	0	0	1	0	0
			Always	Always	Mode	Write	Burst stop	Select burst	length	SDRAM
	SDRAM		write "0"	write "0"	register	recovery time	command	00: Reserved		controller
SDACR1	Access Control	0250H			recovery		0: Precharge	01:Full-page re		0: Disable
	Register1				time	0.4.1.1	all	burst write	IN	1: Enable
	rtogiotori				0: 1clock	0: 1clock 1: 2clock	1: Burst stop	10:1-word read single writ		
					1: 2clock		. (	11:Full-page re		
					1. 201001		$\langle \langle \rangle$	single writ		
									-	
						SBS	SDRS1	SDRS0	SMUXW1	SMUXW0
			/						W	
	SDRAM					0		0	0	0
SDACR2	Access	0251H				Number of banks	Select ROW a		Select addres	
ODITOT	Control	020111					00: 2048rows	. ,	00: TypeA (A	
	Register2					0: 2 banks	01: 4096rows 10: 8192rows		01: TypeB (A 10: TypeC (A	
						1:4 banks	11: Reserved	(13016)	11: Reserved	
							))	$\circ$ ()	$\mathcal{O}$	
						SSAE	SRS2	SRS1	SRS0	SRC
							0	R/W	0	0
	SDRAM					SR Auto	0	0 Refresh interva	-	U Auto refresh
SDRCR	Refresh	0252H			$\langle \langle \langle \rangle \rangle$	Exit				0:Disable
	Control Register						000: 47s		156state	1:Enable
	Register				$( \land )$	0:Disable	001: 78s	$/ \langle \rangle$	295state	
				(	$\sim$	1:Enable	010: 97s	///	249state	
				A			011:124s		:312state	0.01.01.0
						$\rightarrow$		SCMM2	SCMM1	SCMM0
				1	$\sim$	$\square$		0	R/W	0
							$\sim T$		ommand execu	-
					$\mathcal{O}$		$\sim$			ung
	000444			$\neg$		$\land$	*	000: Not exe	ecute	
SDCMM	SDRAM Commandl	0253H	( (	()				001: Excute	initialize comm	and
500000	Register	020011		$\bigvee$		$\langle \Box \rangle$			ge all banks	
	0		$\overline{\Omega}$		$\sim$	$\square$			auto refresh	
		$\frown$	$\left( \left( \right) \right) $	)		$\langle \rangle$		c. Set mod		
		$\langle \rangle$		/	$(\alpha)$	$\wedge$			ode register te self refresh	Entry
	/	(/ )		$\sim$		))			te self refrest te self refrest	
	<	$\bigtriangledown$			$\sim$	$\mathcal{O}$		Others: Res		
			1				1			

(7) 8-bit timer (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			TA0RDE	$\sim$			I2TA01	TA01PRUN	TA1RUN	TAORUN
			R/W					R	W	
	TMRA01		0				0	0	0	0
TA01RUN	RUN	1100H	Double				IDLE2	∧ Timer Ri	in/Stop contro	
	register		buffer				0: Stop		& Clear	
			0: Disable				1: Operate		(count up)	
			1: Enable						(	
		1102H	_		-	-	_	$\left( \left( \cdot \right) \right)$	<u>.</u>	_
<b>TA0REG</b>	TMRA0	110211					V		)ř	
TAUNEO	register	(Prohibit						$\sim$		
		RMW)					efined	7/4		r
	TMRA1	1103H	-	-	-	-	$\sim \cdots$		-	-
TA1REG	register	(Prohibit					V (	$\bigcirc$		
	-	RMW)				Unde	efined			
			TA01M1	TA01M0	PWM01	PWM00	TA1CLK1	TA1CLK0	TA0CLK1	TAOCLK
						R	W/	Y		
			0	0	0	0		0	0	0
TADANADO	TMRA01	440411	Operation n		PWM cycle	- (7	TMRA1 sou		TMRA0 sou	÷
TA01MOD	MODE register	1104H	00: 8-Bit Tir		00: Reserve	IN b	00: TA0TRO		00: TAOIN ir	
	rogister		01: 16-Bit T		01: 2 ⁶		01: ¢T1		01: ¢T1	/
			10: 8-Bit PF		10: 2 ⁷		10:¢T16	(7	10: ¢T4	
			11: 8-Bit PV		11: 2 ⁸	$(\Pi / \Lambda$	11: ¢T256		11: ¢T16	
			<u> </u>	$\sim$	$\sim$	$+ \vee ()$	TA1FFC1	TA1FFC0	/TA1EFIE	TA1FFIS
						$\rightarrow$		W		
						$\rightarrow$			- / / /	
	TMRA01				7		1			0
TA1FFCR	Flip-Flop Conttol	1105H					00: Invert T		TA1FF	TA1FF
	register						01: Set TA1		Control for	Inversion
	-					$\sim$	10: Clear To		inversion	select
					$\frown$		11: Don't ca		0: Disable	0: TMRA
					(a)				1: Enable	1: TMRA
			TA2RDE				12TA23	TA23PRUN	TA3RUN	TA2RUN
			R/W	((	· ·				W	
TA23RUN	TMRA23	110011	0	<u> </u>			0	0	0	0
TAZ3RUN	RUN register	1108H	Double				IDLE2		in/Stop contro	
	rogiotor		buffer		$\searrow$		0: Stop		& Clear	
			0: Disable	$\left( \left( \right) \right)$			1: Operate	1: Run	(count up)	
			1: Enable							î
	TMRA2	110AH	•		-	-	-	-	-	-
TA2REG	register	(Prohibit		~ ~ _		<u> </u>	N			
	-	RMW)				Unde	efined			
		110BH	- ()	$\bigcirc$	- <	11-2	-	-	-	-
<b>TA3REG</b>	TMRA3	-				$\langle \frown \rangle$	V	•	-	•
	register	(Prohibit RMW)	$(\Pi \wedge$		$\sim$	11 7	efined			
			TA23M1	TA23M0	PWM21	PWM20	TA3CLK1	TA3CLK0	TA2CLK1	TA2CLK
		$ \langle \rangle$	TAZSIVIT	I AZ JIVIU				TASULNU	IAZULKI	TAZULKI
		// )					W	<u> </u>	-	
	TMRA23	$\langle / \rangle$	0	0	0	0	0	0	0	0
TA23MOD	MODE	110CH	Operation n		PWM cycle		TMRA3 sour		TMRA2 sour	
	register		00: 8-Bit Tir		00: Reserve	d	00: TA2TRO	<i>.</i>	00: TA2IN ir	iput
			01: 16-Bit T		01:26		01: ¢T1		01:	
			10: 8-Bit PF		10: 2 ⁷		10: φT16		10:	
			11: 8-Bit PV		11: 2 ⁸		11: φT256		11: φT16	-
							TA3FFC1	TA3FFC0	<b>TA3FFIE</b>	TA3FFIS
		$\land \land$					R	Ŵ	R/	Ŵ
		$\sim$		(			1	1	0	0
	TMRA23		$\sim$				00: Invert T		TA3FF	TA3FF
	Flip-Flop Conttol	110DH					01: Set TA3		Control for	Inversion
TA3FFCR	register						10: Clear TA		inversion	select
TA3FFCR				$\sim$	1 1				0: Disable	0: TMRA
TA3FFCR	register			1			11: Don't ca			
TA3FFCR	Tegisiei	(?		))			TT: Dont ca	are		1: TMRA
TA3FFCR		(	$\mathcal{N}(\mathbb{C})$				TT: Dont ca	110	1: Enable	

Current I	Nie	۸ ما ما مع مع م	-	<u>^</u>	r -	4	^	•		<u>^</u>
Symbol	Name	Address	7 TA4RDE	6	5	4	3 I2TA45		1 TA5RUN	0 TA4RUN
			R/W	$\rightarrow$			121 A45	TA45PRUN	<u>IA5RUN</u> W	I A4KUN
	TMRA45		0				0	K 0	0	0
TA45RUN	RUN	1110H	Double	<u> </u>			IDLE2			
	register		buffer				0: Stop		un/Stop contro	ol
			0: Disable				1: Operate		p & Clear	
			1: Enable				operate	1: Rur	n (count up)	
	Î	1112H	-	-	-	-	- /		- 1	-
TA4REG	TMRA4			•		V	N ((	77~	-	1
	register	(Prohibit RMW)					fined	// ))		
	+	1113H	-	-	-	-		$\sim -$		- I
TA5REG	TMRA5	-		1			V			1
INGILEO	register	(Prohibit					fined	5		
		RMW)			PWM41			TAFOLKO	TAACLIKA	TATOLIKO
			TA45M1	TA45M0	PWW41	PWM40	TA5CLK1	TA5CLK0	TA4CLK1	TA4CLK0
			0	0	•	0	W	0		0
	TMRA45			-	0 PWM cycle	001	TMRA5 sou		TMRA4 sou	
TA45MOD	MODE	1114H	Operation n 00: 8-Bit Tir		00: Reserve	4	00: TA4TRO		00: TA4IN ir	
	register		00. 8-Bit Ti		01: 2 ⁶	u Ora	01: oT1	, 14	00. 1744 IN II	iput
			10: 8-Bit PF		10: 2 ⁷	((// <	10: oT16		) 10: φT4	
			11: 8-Bit PV		11: 2 ⁸	$\langle \langle \chi \rangle \rangle$	11: oT256	$> \bigcirc$	11: ¢T16	
						$\sim$	TA5FFC1	TA5FFC0	TASFFIE	TA5FFIS
					+	$\rightarrow$	R/		R/	
	TMRA45					$\overline{}$	1		0	0
TAFFFOD	Flip-Flop	444511					00: Invert T	ASEE	TA5FF	TA5FF
TA5FFCR	Conttol	1115H				$\sim$	01: Set TA5		Control for	Inversion
	register				$\frown$		10: Clear T/		inversion	select
					$\left( \right)$		11: Don't ca	ire	0: Disable	0: TMRA4
					$\langle \checkmark \rangle$			))	1: Enable	1: TMRA5
			TA6RDE	1		$\langle$	12TA67	TA67PRUN	TA7RUN	TA6RUN
			R/W					R	Ŵ	
	TMRA67		0				0	0	0	0
TA67RUN	RUN register	1118H	Double	$\left( \right)$	$\sim$		IDLE2	Timer R	un/Stop contro	d.
	register		buffer	$\left( \left( \right) \right)$			0: Stop		p & Clear	
			0: Disable		/		1: Operate		(count up)	
			1: Enable	7		<u> </u>				I
TACDEO	TMRA6	111AH	- ( (	1 57	-	<u> </u>	-	-	-	-
TA6REG	register	(Prohibit		$ \rightarrow $	(		V			
		RMW)				Unde	efined	-	-	r
	TMRA7	111BH	$(\overline{O}/\overline{A})$	J		7/	-	-	-	-
TA7REG	register	(Prohibit	$(\vee / )$	)			V			
		RMW)		/	$(\alpha)$	Unde	efined			
		(/ )	TA67M1	TA67M0	PWM61	PWM60	TA7CLK1	TA7CLK0	TA6CLK1	TA6CLK0
	<	$\langle / \rangle$					W			
	TMDACZ	$\sim$	0	0		0	0	0	0	0
TA67MOD	TMRA67 MODE	111CH	Operation n		PWM cycle		TMRA7 sou		TMRA6 sou	
	register		00: 8-Bit Tir		00: Reserve	d	00: TA6TRO	3	00: TA6IN ir	put
	~ ~		01: 16-Bit T		01: 2 ⁶		01:		01:	
			10: 8-Bit PF		$10:2^7$		10:		10:	
			11: 8-Bit PV		1/1: 2 ⁸		11:	•	11:	
	· ·	$\sim$					TA7FFC1	TA7FFC0	TA7FFIE	TA7FFIS
			$\sim$	1			R/		R/	
$\frown$	TMRA67				Ļ		1	1	0	0
TA7FFCR	Flip-Flop Conttol	111DH		$\langle \rangle$			00: Invert T		TA7FF	TA7FF
	register	$\land$					01: Set TA7		Control for	Inversion
				111			10: Clear TA	4/FF	inversion	select
	3		$\land \land \land$	177			11. D 14 ···		O. Dic-Li-	0. TM 10 4 0
$\langle =$		C	$\sqrt{\mathbf{b}}$	2			11: Don't ca	ire	0: Disable 1: Enable	0: TMRA6 1: TMRA7

(8) 16-bit timer (1/6)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			TB0RDE	_			I2TB0	<b>TB0PRUN</b>		<b>TBORUN</b>
			R/W	R/W			R/W	R/W		R/W
	TMRB0		0	0	<u> </u>		0	0		0
TBORUN	RUN	1180H	Double	Always			IDLE2		Stop control	
	register		Buffer	write "0"			0: Stop	0: Stop & 0		
			0: Disable				1: Operate	1: Run (co		
			1: Enable						ant up)	
			TB0CT1	TB0ET1	TB0CP0I	TB0CPM1	TB0CPM0		TB0CLK1	TB0CLK0
			R/		W			R/W		
			0	0	1	0	0 ((	/ _0	0	0
			TB0FF1 inve	ersion	Software	Capture timing		Up counter	TMRB0 source	ce clock
		1182H	trigger		capture	00: Disable		control	00:TB0IN0 pi	n input
TB0MOD	TMRB0 MODE		0: Disable	1: Enable	control	INT4 is ris	sing edge	0: Disable	01: ¢T1	
IBUNOD	register	(Prohibit	Invert when	Invert when	0: Software	01: TB0IN0 1	4 ( 4 )	1: Enable	10: _φ T4 11: φT16	
	-	RMW)	capture to	match UC0 with	capture	INT4 is risin		/	Π.ψΠΟ	
			capture	TB0RG1H/L	1: Undefind	10: TB0IN0 1				
			register 1			INT4 is fallir			$\langle \rangle$	>
						11: TA10UT				,
						INT4 is risin		77		
			TB0FF1C1	TB0FF1C0	TB0C1T1	TB0C0T1		TB0E0T1	TB0FF0C1	TB0FF0C0
			W	/*		$\nabla \mathcal{I}$			(/) w	
			1	1	0	0	0	$\langle 0 \rangle$	5(1/	1
			TB0FF0 col	ntrol	TB0FF0 inv	ersion trigge	r	$\sim$ //	TB0FF0 col	ntrol
TRAFFOR	TMRB0 Flip-Flop	1183H	00: Invert		0: Disable	1: Enable	(	$\langle \rangle$	00: Invert	
TB0FFCR	control	(Prohibit	01: Set					$\underline{\langle }$	01: Set	
	register	RMW)	10: Clear		Invert when	Invert when	Invert when	Invert when	10: Clear	
			11: Don't ca	are	the UC value		the UC	the UC	11: Don't ca	
			* Always re	ad as "11"	is loaded in to	value is loaded in to	matches with	matches with	* Always re	ad as "11"
				20	TB0CP1H/L	TB0CP0H/L	TB0RG1H/L	TB0RG0H/L		
		1188H	_			14		_	_	_
TB0RG0L	TMRB0					' 🔨 v	v		1	
	register 0 Low	(Prohibit RMW)		$-(\bigcirc)$	<u> </u>	Unde				
		1189H	_	$\left( \left( \right) \right)$	1					
TB0RG0H	TMRB0	110911	_		(			-	-	-
10010011	register 0 High					V				
		(Prohibit	- 6	~~~		V				
		RMW)	((			V Unde		-	-	_
	TMRB0		-((	$\bigcirc$	- <	Unde	fined -	_	_	_
TB0RG1L	TMRB0 register 1 Low	RMW) 118AH (Prohibit	- (	$\bigcirc$	- <		fined -	_	_	_
TB0RG1L		118AH	-((		- <	Unde	fined -	-	_	_
TB0RG1L	register 1 Low	RMW) 118AH (Prohibit	- (			Unde	fined – V	_	_	
TB0RG1L TB0RG1H	register 1 Low	RMW) 118AH (Prohibit RMW) 118BH	- ((			Unde	fined – V fined –	_	_	-
	register 1 Low	RMW) 118AH (Prohibit RMW)	- (			Unde V Unde	fined – V fined V	_	_	_
	register 1 Low TMRB0 register 1 High	RMW) 118AH (Prohibit RMW) 118BH (Prohibit	- ((	-		Unde V Unde	fined – V fined V	_	-	-
TB0RG1H	register 1 Low TMRB0 register 1 High TMRB0	RMW) 118AH (Prohibit RMW) 118BH (Prohibit RMW)		-		Unde V Unde V Unde	fined V fined V fined fined	-	_ 	-
	register 1 Low TMRB0 register 1 High	RMW) 118AH (Prohibit RMW) 118BH (Prohibit		-		Unde V Unde Unde Unde	fined V fined V fined A	- -		-
TB0RG1H	register 1 Low TMRB0 register 1 High TMRB0 Capture	RMW) 118AH (Prohibit RMW) 118BH (Prohibit RMW)	- ((	-		Unde V Unde V Unde	fined V fined V fined A	- -		-
TBORG1H TBOCPOL	register 1 Low TMRB0 register 1 High TMRB0 Capture register 0 Low TMRB0	RMW) 118AH (Prohibit RMW) 118BH (Prohibit RMW) 118CH		-		Unde V Unde Unde Unde	fined V fined V fined A			
TB0RG1H	register 1 Low TMRB0 register 1 High TMRB0 Capture register 0 Low TMRB0 Capture	RMW) 118AH (Prohibit RMW) 118BH (Prohibit RMW)		-		Unde Unde Unde Unde F Unde F Unde	ifined           -           V           ifined           V           ifined           -           R           -           R			
TBORG1H TBOCPOL	register 1 Low TMRB0 register 1 High TMRB0 Capture register 0 Low TMRB0	RMW) 118AH (Prohibit RMW) 118BH (Prohibit RMW) 118CH		-	- (	Unde Unde Unde Unde E Unde	ifined           -           V           ifined           V           ifined           -           R           -           R	- -		-
TBORG1H TBOCPOL	register 1 Low TMRB0 register 1 High TMRB0 Capture register 0 Low TMRB0 Capture register 0 High	RMW) 118AH (Prohibit RMW) 118BH (Prohibit RMW) 118CH		-	- (	Unde Unde Unde Unde F Unde F Unde	ifined           -           V           ifined           V           ifined           -           R           -           R			- -
TBORG1H TBOCPOL TBOCPOH	register 1 Low TMRB0 register 1 High TMRB0 Capture register 0 Low TMRB0 Capture register 0 High TMRB0,	RMW) 118AH (Prohibit RMW) 118BH (Prohibit RMW) 118CH 118CH	-	-	- (	Unde Unde Unde Unde F Unde F Unde	ifined           -           V           ifined           -           -           -           ifined           -	- -		
TBORG1H TBOCPOL	register 1 Low TMRB0 register 1 High TMRB0 Capture register 0 Low TMRB0 Capture register 0 High	RMW) 118AH (Prohibit RMW) 118BH (Prohibit RMW) 118CH		-	- (	Unde Unde Unde Unde C Unde Unde	-         -           V         -           V         -           Image: Second system         -	- -		- -
TBORG1H TBOCPOL TBOCPOH	register 1 Low TMRB0 register 1 High TMRB0 Capture register 0 Low TMRB0 Capture register 0 High TMRB0 Capture	RMW) 118AH (Prohibit RMW) 118BH (Prohibit RMW) 118CH 118CH		-	- (	Unde V Unde Unde C Unde C Unde C Unde C Unde	-         -           V         -           V         -           Image: Second system         -			- - -
TBORG1H TBOCPOL TBOCPOH TBOCP1L	register 1 Low TMRB0 register 1 High TMRB0 Capture register 0 Low TMRB0 Capture register 0 High TMRB0 Capture register 1 Low	RMW) 118AH (Prohibit RMW) 118BH (Prohibit RMW) 118CH 118CH 118DH 118EH		-	- (	Unde Unde Unde Unde E Unde F Unde E Unde				- - -
TBORG1H TBOCPOL TBOCPOH	register 1 Low TMRB0 register 1 High TMRB0 Capture register 0 Low TMRB0 Capture register 0 High TMRB0 Capture register 1 Low	RMW) 118AH (Prohibit RMW) 118BH (Prohibit RMW) 118CH 118CH	-	-		Unde Unde Unde Unde F Unde F Unde		- -	_	- - - -

## 16-bit timer (2/6)

Symbol	Name	Address	7	6	5	4	3	2	1	0
Cymbol	Nume	71001000	, TB1RDE	_	<u> </u>	-	I2TB1	TB1PRUN		TB1RUN
			R/W	R/W			R/W	R/W		R/W
	TMRB1		0	0			0	0		0
TB1RUN	RUN	1190H	Double	Always			IDLE2	~	/Stop control	
	register		Buffer	write "0"			0: Stop	0: Stop & (	•	
			0: Disable				1: Operate	1: Run (co		
			1: Enable							
			TBIOTI	TB1ET1	TB1CP0I	TB1CPM1	TB1CPM0		TB1CLK1	TB1CLK0
				W	W			R/W		-
			0	0	1	0	0 ((	0	0	0
			TB1FF1 inv	ersion	Software	Cature timing		Up counter	TMRB1 sour	
	TMRB1	1192H	trigger 0: Disable	1. Enable	capture	00: Disable		control	00: TB1IN0 p 01: \u00fbT1	oin input
TB1MOD	MODE	(Prohibit	Invert when		control	INT6 is risir	. /./	0: Disable 1: Enable	10: ₀ T4	
	register	RMW)	capture to	match UC1	0: Software	01:TB1IN0 ↑ , T	$\sim$	V. Enable	11: oT16	
			capture	with	capture 1: Undefined	INT6 is rising	$\sim$ $\sim$	ĺ		
			register 1	TB1RG1H/L		10: TB1IN0 † , T INT6 is falling				
						11: TA1OUT 1,			$\sim$ $//$	/
						INT6 is rising		14		
			TB1FF1C1	TB1FF1C0	TB1C1T1	TB1C0T1		TB1E0T1	TB1FF0C1	TB1FF0C0
			V	V*			<i>N</i> V		V//) W	/*
			1	1	0	0	0	0	501/	1
	TMRB1	1193H	TB1FF1 cc	ontrol	. / \	version trigge	ər	$\supset$	TB1FF0 co	ntrol
TB1FFCR	Flip-Flop		00: Invert		0: Disable	1: Enable	(	$(\bigtriangleup)$	00: Invert	
	control register	(Prohibit RMW)	01: Set		Invert when	Invert when	Invert when	Invert when	01: Set 10: Clear	
	0	,	10: Clear		the UC value		the UC	the UC	11: Don't ca	are
			11: Don't c		is loaded in	value is	matches	matches	* Always re	
			* Always r	ead as "11"	to TB1CP1H/L	loaded in to TB1CP0H/L	with TB1RG1H/L	with TB1RG0H/L		
		1198H	_					-	_	_
TB1RG0L	TMRB1						N \	1	1	1
	register 0 Low	(Prohibit RMW)		$-(\bigcirc)$			efined			
		1199H	_	$\mathbb{C}$	- 1	-	<u> </u>	_	-	_
TB1RG0H	TMRB1 register 0 High	(Prohibit		$\overline{2}$	-	I	Ň	-	-	
		RMW)		$\langle \rangle$		Unde	efined			
		119AH	- / /	$\mathcal{J}\mathcal{F}$	- <	$\mathcal{A}$	—	-	—	-
TB1RG1L	TMRB1 register 1 Low	(Prohibit				$\langle \langle \rangle \rangle$	N			
	regiotor i zen	RMW)	$\left( \left( \right) \right) $	)		Unde	efined			
		119BH		-	(A)	-	_	-	_	_
TB1RG1H	TMRB1 register 1 High	(Prohibit		$\sim$	(V/)	)) (	Ň			
		RMW)			$\langle \langle \bigtriangledown \rangle$	Unde	efined			
	TMRB1		-		<u> </u>	-	_	-	-	_
TB1CP0L	Capture	119CH	$\triangleright$	$\langle -$		I	R			
	register 0 Low		×			Unde	efined			
	TMRB1		_		<u> </u>	_	_	_	_	_
TB1CP0H	Capture	119DH		$\land$	1. V	·	R	-	•	
	register 0 High	$\searrow$	~				efined			
$\sim$	TMRB1		-		-	-	-	-	_	_
TB1CP1L	Capture	119EH		$\langle \rangle$		1	R			
_	register 1 Low	$\cap$				Unde	efined			
$\prec \equiv$	TMRB1	6		0 -	_	_	_	_	_	_
TB1CP1H	Capture	119FH	$\overline{\langle}$	~	:		R	=	-	:
	register 1 High						efined			
	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		· · · · · · · · · · · · · · · · · · ·							

Name MRB2 UN gister	Address 11A0H	7 TB2RDE R/W 0 Double	6 R/W0	5	4	3 12TB2 R/W	2 TB2PRUN R/W	1	0 TB2RUN
UN	11A0H	R/W 0 Double							
UN	11A0H	0 Double							R/W
UN	11A0H	Double		1		0	0		0
gister			Always			IDLE2		/Stop control	
		Buffer	write "0"			0: Stop		•	
		0: Disable	Millo 0			1: Operate	0: Stop & C		
		1: Enable						unit up)	
		TB2CT1	TB2ET1	TB2CP0I	TB2CPM1	TB2CPM0	TB2CLE	TB2CLK1	TB2CLK0
		R/		W		_	R/W	\geq	
		0	0	1	0	0	0) 0	0
		TB2FF1 inve	ersion	Software	Capture timing	6	Up counter	TMRB2 source	
	11A2H	trigger	4. Enable	capture	00: Disable	\sim (()	control	00: TB2IN0 p	in input
MRB2 ODE		-	1: Enable	control	INT8 is risin	ig edge	0: Disable	01: φT1 10: φT4	
gister				0: Software	01: TB2IN0 † , T	B2IN11	1: Enable		
	,		with	capture	INT8 is rising	edge			
			TB2RG1H/L	1. Ondenned	10: TB2IN0 ↑ , T	B2INO 1	<u>}</u>		
								\frown	
								$\left(\bigcirc \right)$	
								71	>
				IB2C111			IB2E011		TB2FF0C0
				0					/
		1	I	-		. /			
MRB2	11A3H	TB2FF1 co	ntrol			Jei		\sim / //	ill OI
ip-Flop ontrol	(Prohibit	00: Invert		0. Disable	1. Ellable		\sim		
gister	RMW)	01: Set		Invert when	Invert when	Invert when	Invert when		
						the UC		11: Don't ca	are
					:			* Always re	ad as "11"
		* Always re	ead as "11"		± /				
	11A8H	_	- 6		-)) -	_	_
MRB2	(Prohibit		7		· · · · · · · · · · · · · · · · · · ·	V V			
9.0101 0 2011	RMW)		\sim	$\overline{}$	Unde	efined			
	11A9H	_		>-		+)	_	_	_
	(Prohibit		()			× //			
3	RMW)			/	Unde	efined			
	11AAH	- (7	-	L <u>A</u> -		-	-	<u> </u>
VIRB2 gister 1 Low	(Prohibit					V			
	RMW)			\langle	() Uņde	fined			
MRB2	11ABH	(\overline{G})	-	-<	2/-	-	-	-	-
gister 1 High	(Prohibit	$(\vee /)$			~				
	RMW)		A	$-(\Omega/4)$	Unde	etined			
WRB2	< /2		$\overline{\langle}$) -	-	-	-	-
apture	11ACH			$\underline{\ }$	<u> </u>	۲			
gister Low				\sum	Unde	efined			
MRB2		 	1-1		_	_	_	_	_
anture A	11ADH				F	2			L
gister 0 High				$\langle \rangle$	Unde	efined			
	I I	-	<u> </u>	_	_	_	_	_	_
apture	11AEH				F	۲			
gister 1 Low			$\langle \rangle$		Unde	efined			
VIRB2	\land	$\left(- \right)$		_	-	_	-	_	-
apture	11AFH								
gister 1 High)		Unde	efined			
	IRB2 p-Flop httol jister IRB2 jister 0 Low IRB2 jister 0 High IRB2 jister 1 Low IRB2 plure jister 0 High IRB2 plure jister 0 High IRB2 plure jister 1 Low	IRB2 p-Flop htrol jister 11A3H (Prohibit RMW) IRB2 jister 0 Low 11A8H (Prohibit RMW) IRB2 jister 0 Low 11A9H (Prohibit RMW) IRB2 jister 1 Low 11AAH (Prohibit RMW) IRB2 jister 1 Low 11ABH (Prohibit RMW) IRB2 jister 1 Low 11ABH (Prohibit RMW) IRB2 jister 1 Low 11ACH IRB2 plure jister 0 High 11ACH IRB2 plure jister 1 Low 11ACH IRB2 plure jister 1 Low 11ACH	RB2 11A3H TB2FF1C1 IRB2 11A3H TB2FF1C1 IRB2 11A3H TB2FF1 co Isiter 00: Invert 01: Set ISIT 11A8H - IRB2 11A9H - IRB2 11A9H - IRB2 11AAH - IRB2 11ACH -	Install RMW) Capture to capture to capture register 2 match UC2 with TB2RG1H/L IRB2 p-Flop ntrol pister 11A3H TB2FF1C1 TB2FF1C0 (Prohibit RMW) 1 1 IRB2 pister 11A3H TB2FF1 control 00: Invert 01: Set 10: Clear 11: Don't care * Always read as "11" IRB2 pister 0 Low 11A8H – (Prohibit RMW) (Prohibit RMW) IRB2 pister 1 Low 11AAH (Prohibit RMW) – IRB2 pister 1 Low 11ABH (Prohibit RMW) – IRB2 pister 0 High 11ACH (Prohibit RMW) – IRB2 pister 1 Low 11ACH IRB2 pister 0 High 11ACH IRB2 pister 0 High 11ACH IRB2 pister 1 Low 11ACH IRB2 pister 1 Low 11ACH	RMW) capture to capture register 2 match UC2 with TB2RG1H/L 0.001Mare capture capture register 2 IRB2 11A3H TB2FF1C1 TB2FF1C0 TB2C1T1 W* 1 1 0 1 1 1 0 1 1 1 0 1 1 0 TB2FF0 i 0: Disable 00: Invert 01: Set 11: Don't care is loaded in * Always read as "11" Invert when the UC value is loaded in * Always read as "11" IRB2 jister 0 Low 11A8H - - IRB2 jister 1 Low 11AAH - - IRB2 plure 11ACH - -	RMW) capture to capture register 2 match UC2 with TB2RG1H/L capture to capture to capture register 2 INT8 is rising to the total	RMWI capture to capture to capture register 2 match UC2 with TB2RG1H/L capture 1: Undefined 01: EalN01, EalN01 INTB is single deg 11: TB3C011, TB2IN01, TB3C011, TB3C	RMWI Capture to capture register 2 match UC2 With TB2RG1H/L Capture to aprue TB2RG1H/L Capture to TB2IN01, TB2IN1 PERIOD TB2IN01, TB2IN1 IRB2 11A3H TB2FF1C1 TB2FF1C0 TB2FF1C0 TB2C111 TB2C011, TB2C011, TB2C011, TB2C011, TB2C011, TB2C011, TB2C011, TB2C011, TB2C011, TB2C011, TB2C011, TB2C011, TB2C011, TB2C011, TB2C011, TB2C011, TB2C011, TB2C011, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, TB2C01, T	Invert Invert<

 $\langle \rangle$

16-bit timer (4/6)

Symbol	Name	Address	7	6	5	4	3	2	1	0
Symbol	INAILIE	Address	, TB3RDE	-		+	I2TB3	TB3PRUN		TB3RUN
			R/W	R/W			R/W	R/W		R/W
	TMRB3		0	0			0	0		0
TB3RUN	RUN	11B0H					-	~	 0+	U
	register		Double Buffer	Always write "0"			IDLE2 0: Stop	1 \ \	/Stop control	
			0: Disable	white 0			1: Operate	0: Stop & (
			1: Enable					1: Run (co	unt up)	
			TB3CT1	TB3ET1	TB3CP0I	TB3CPM1	TB3CPM0	TB3CLE	TB3CLK1	TB3CLK0
			R	/W	W			R/W		
			0	0	1	0	0 ((7/ (0	0	0
			TB3FF1 inv	ersion	Software	Capture timin		Up counter	TMRB3 sour	ce clock
		11B2H	trigger		capture	00: Disable		control	00: TB3IN0 p	in input
TB3MOD	TMRB3 MODE	ΠΡζΠ	0: Disable	1: Enable	control	INTA is risir	na edae	0: Disable	01: \u00e9T1	
TBSINOD	register	(Prohibit RMW)	Invert when		0: Software	01:TB3IN0 ↑, T	- (-()	1: Enable	10:	
		RIVIVV)	capture to	match UC3 with	capture	INTA is rising	\sim		Π.φΠΟ	
			capture	TB3RG1H/L	1: Undefined	10: TB3IN0 1, T	\sim \sim			
			register 3			INTA is falling	l edge	-	(>)	>
						11: TA3OUT 1,	TA3OUT ↓	\bigcirc		
						INTA is risein	g edge			
				TB3FF1C0	TB3C1T1	TB3C0T1	TB3E1T1	TB3E0T1		TB3FF0C0
				V*			Ŵ		<u>V/)</u> w	
			1	1		0	0	0		1
	TMRB3	11B3H	TB3FF1 cc	ontrol	. / `	version trigge	er	>	TB3FF0 co	ntrol
TB3FFCR	Flip-Flop control	(D. 11)	00: Invert		0: Disable	1: Enable	(()	00: Invert 01: Set	
	register	(Prohibit RMW)	01: Set		Invert when	Invert when	Invert when	Invert when	10: Clear	
	-		10: Clear		the UC value		the UC	the UC	11: Don't ca	are
			11: Don't c		is loaded in	value is	matches	matches	* Always re	
			* Always r	ead as "11"	to	loaded in to	with	with	7 11 10 10	
			_	$ \langle \langle \rangle \rangle $	TB3CP1H/L	TB3CP0H/L	TB3RG1H/L	TB3RG0H/L	_	
TB3RG0L	TMRB3	11B8H				└ <u> </u>	N		-	_
TBSRGOL	register 0 Low	(Prohibit RMW)		-()	\sim					
				$\left(\left(\right) \right)$		-	efined	8	Ξ	
TB3RG0H	TMRB3	11B9H	-				N		_	—
TBSICOUT	register 0 High	(Prohibit RMW)	((~~~			efined			
								_		_
TRADOU	TMRB3	11BAH		\subseteq		125	N			
TB3RG1L	register 1 Low	(Prohibit	(n)							
		RMW)	(V/))	\sim	Unde	efined			
	TMRB3	11BBH		_	$ (\underline{e}) $	- I	-	_	_	_
TB3RG1H	register 1 High	(Prohibit		\frown			N			
		RMW)			$\underline{\ }$	Unde	efined	-		1
	TMRB3		-	_		-	-	-	-	-
TB3CP0L	Capture	11BCH	\supset	17			R			
	register 0 Low		-			Unde	efined			
			_	<u> </u>	<u> </u>	_	_	_	_	_
TB3CP0H	TMRB3 Capture	11BDH		\land			R			I
	register 0 High		~				efined			
~	(\cap)		- <	<u> </u>	_	-	-	-	_	_
TB3CP1L	TMRB3 Capture	11BEH		\sim			R		-	
IDJUTIE	register 1 Low		$-(\bigcirc$							
		(())		Unde	efined	-		:
	TMRB3			V -	-	-	-	-	-	—
TB3CP1H	Capture register 1 High	11BFH	\sim				R			
						Unde	efined			
	~		~							

16-bit timer (5/6)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			TB4RDE	—			I2TB4	TB4PRUN		TB4RUN
	1		R/W	R/W			R/W	R/W		R/W
	TMRB4		0	0			0	0		0
TB4RUN	RUN	11C0H	Double	Always			IDLE2	Timer Run	Stop control	
	register		Buffer	write "0"			0: Stop	0: Stop & (•	
			0: Disable				1: Operate	1: Run (co		
			1: Enable						anit up)	
			TB4CT1	TB4ET1	TB4CP0I	TB4CPM1	TB4CPM0	TB4CLE	TB4CLK1	TB4CLK
			R/	W	W			R/W		
			0	0	1	0	0 ((7/ (0	0	0
		11C2H	TB4FF1 inv	ersion	Software	Capture timin		Up counter	TMRB4 source	ce clock
TB4MOD	TMRB4 MODE	_	trigger		capture	00: Disable	。 >/ /	control	00: Reserved	I
TEHNOE	register	(Prohibit RMW)	0: Disable	1: Enable	control	00. Disable 01: Reserved	()	0: Disable	01: φT1	
		RIVIVV)	Invert when	Invert when	0: Software	101: Reserved	(())	1: Enable	10: _ф Т4	
			capture to	match UC4	capture	11: TA5OUT			11: ∳T16	
			capture	with	1: Undefined	11. 145001	1,1430011			
			register 4	TB5RG1H/L						
				TB4FF1C0	TB4C1T1	TB4C0T1	TB4E1T1	TB4E0T1	TB4FF0C1	TB4FF0C
			V				W		W	*
			1	1	0		0	0	$ \land \land \land$	1
	TMRB4	11021	TB4FF1 co	otrol	TB4FF0 inv	ersion trigge	er) <	$> \bigcirc$	TB4FF0 col	ntrol
TB4FFCR	Flip-Flop	11C3H		ntrol	0: Disable	1: Enable	/		00: Invert	
IB4FFCR	control	(Prohibit	00: Invert		- ((i		01: Set	
	register	RMW)	01: Set		Invert when	Invert when	Invert when	Invert when		
			10: Clear 11: Don't c	aro	the UC value	the UC	the UC	the UC	11: Don't ca	are
					is loaded in	value is loaded in to	matches with	matches with	* Always re	ad as "11"
			* Always re	ead as "11"	to TB4CP1H/L	TB4CP0H/L	TB4RG1H/L	TB4RG0H/L		
		11C8H	_			_		<u> </u>	_	_
TB4RG0L	TMRB4			6				9)		
ID INCODE	register 0 Low	(Prohibit RMW)								
							efined	_	_	
TB4RG0H	TMRB4	11C9H	_		▶-		N)	_	_	-
164KG0H	register 0 High	(Prohibit		+(-)			efined			
		RMW)		\sim	/	Unde	eined	8		
	-	11CAH	- 6		-		V -		-	-
TB4RG1L	TMRB4 register 1 Low	(Prohibit		\sim			V			
		RMW)			[Unde	efined			
		11CBH		\geq						
TB4RG1H	TMRB4	псвн	$(\overline{\alpha})$			<u> </u>	 V		_	_
	register 1 High	(Prohibit RMW)	$(\vee /)$)			efined			
		RIMWU)		1	$-(\alpha)$		1	1		
	TMRB4	()			$\Box (\forall /)$	l) -		-	-	_
TB4CP0L	Capture	11COH	7			/	۲			
	register 0 Low	\sum				Unde	efined			
			_	$\langle \langle \rangle$		_	_	_	_	_
TB4CP0H	TMRB4 Capture	11CDH	V -			· - ·	<u> </u>		-	_
	register 0 High				<u> </u>		efined			
					\rightarrow					
	TMRB4	\sim	-	<u> </u>		<u> </u>		. –	—	_
TB4CP1L	Capture register 1 Low	11CEH					२			
~	register T Low					Unde	efined			
-		/	6	\sim	_	_	_	_	_	_
	TMRB4 Capture	11CFH					<u> </u>	. –		
TB4CP1H				1.1		1	•			
TB4CP1H	register 1 High	(($\overline{)}$)		Unde	efined			

16-bit timer (6/6)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			TB5RDE	—			I2TB5	TB5PRUN		TB5RUN
			R/W	R/W			R/W	R/W		R/W
	TMRB5		0	0			0	0		0
TB5RUN	RUN	11D0H	Double	Always			IDLE2	Timer Run	/Stop control	
	register		Buffer	write "0"			0: Stop	0: Stop & 0	•	
			0: Disable				1: Operate	1: Run (co	unt un)	
			1: Enable						un up)	
			TB5CT1	TB5ET1	TB5CP0I	TB5CPM1	TB5CPM0	TBSCLE	TB5CLK1	TB5CLK
			R	/W	W			R/W		
			0	0	1	0	0 (7/ (0	0	0
		11D2H	TB5FF1 inv	ersion	Software	Capture timin		Up counter	TMRB5 source	ce clock
TB5MOD	TMRB5 MODE		trigger		capture	00: Disable	, <i>>//</i>	control	00: Reserved	I
TEOMOE	register	(Prohibit RMW)	0: Disable	1: Enable	control	00. Disable 01: Reserved	()	0: Disable	01: φT1	
		RIVIVV)	Invert when	Invert when	0: Software	10: Reserved	(())	1: Enable	10: _φ T4	
			capture to	match UC5	capture	11: TA5OUT			11:  ϕT16	
			capture	with TB5RG1H/L	1: Undefined	11. 173001	1,1,1,5001			
			register 5	TB5KGTH/L						
				TB5FF1C0	TB5C1T1	TB5C0T4	TB5E1T1	TB5E0T1	TB5FF0C1	
				V*			W		N N	
			1	1	0	(0//	0	0	$ \land \land \land$	1
	TMRB5	11D3H	TB5FF1 cc	ntrol	TB5FF0 in	version trigge	er) <	> (C	TB5FF0 col	ntrol
TB5FFCR	Flip-Flop			muoi	0: Disable	1: Enable		\sim	00: Invert	
IDJFFCK	control	(Prohibit	00: Invert				I		01: Set	
	register	RMW)	01: Set 10: Clear		Invert when	Invert when	Invert when	Invert when	101 0100	
			10. Clear 11: Don't c	aro	the UC value is loaded in	the UC value is	the UC matches	the UC matches	11: Don't ca	
				ead as "11"	to	loaded in to	with	with	* Always re	ad as "11
			* Always I		TB5CP1H/L	TB5CP0H/L	TB5RG1H/L	TB5RG0H/L		
		11D8H	_		1(_/	_	1//	<u> </u>	_	_
TB5RG0L	TMRB5	-		- (/	$\langle \rangle$			9)		
	register 0 Low	(Prohibit RMW)					efined	/		
		11D9H	_					I _	_	
TB5RG0H	TMRB5	пран			<u>─</u>		\overline{N}	L –	_	-
IBSIGOII	register 0 High	(Prohibit		()	}		efined			
		RMW)		\rightarrow	/	Unde	sined	1	8	
	THERE	11DAH	- (-		~ -	-	—	-
TB5RG1L	TMRB5 register 1 Low	(Prohibit		\sim			N			
	°,	RMW)				Unde	efined			
		11DBH		\geq		$\leftarrow = f_A$	-	_	-	_
TB5RG1H	TMRB5		$(\overline{\alpha}/$			<u> </u>	 N		_	_
12010111	register 1 High	(Prohibit RMW)	$(\vee /)$	}			efined			
		RIVIVU		1	$-(\alpha)$	î.		1	1	
	TMRB5) -		-		_
TB5CP0L	Capture	11DCH			$\langle \cdot \rangle$	/	R			
	register 0 Low	\sum			$\backslash \backslash$	Unde	efined			
	THEFT		-	$\langle \rangle$		_	_	_	_	_
TB5CP0H	TMRB5 Capture	11DDH	~ <u> </u>			. –	<u> </u>	-	-	_
	register 0 High						efined			
			_		\searrow					
	TMRB5	\sim	-	<u> </u>		<u> </u>	<u> </u>	<u> </u>	. –	_
TB5CP1L	Capture register 1 Low	11DEH	\land	11			R			
~	register 1 Low					Unde	efined			
-		/		\sim	_	_	_	_	_	_
	TMRB5 Capture	11DFH			. –	· - · ·	<u> </u>	. –		
TB5CP1H			1 1 1	11			N			
TB5CP1H	register 1 High	(($\sim 1/$)]		المط ا	efined			

(9) Pattern Generator

			-							
			PG03	PG02	PG01	PG00	SA03	SA02	SA01	SA00
		1460H		١	N			R	./W	
PG0REG	PG0	1-0011	0	0	0	0		Und	efined	
FOOREG	register	(Prohibit RMW)	(PĞ0	can be read	G0) output la by reading the ssigned to PC	ne)	Shift alterna for the PG n		rite) register	
			PG13	PG12	PG11	PG10	SA13	SA12	SA11	SA10
		1461H		1	N			R	W.	•
001050	PG1	14010	0	0	0	0		Und	efined	
PG1REG	register	(Prohibit RMW)	(PĞ1	can be read	G1) output la by reading the ssigned to PC	ne)	Shift alterna for the PG n		rite) register	
			PAT1	CCW1	PG1M	PG1TE	PAT0	CCW0	PG0M	PG0TE
						F	() /W\s	Z		
			0	0	0	0		0	0	0
PG01CR	PG0,1 Control register	1462H	PG1 write mode 0: 8-bit write 1: 4-bit write	PG1 rotation direction 0: Normal rotation 1: Reverse rotation	PG1 mode (Excitation) 0: 1 step excitation or 2 step excitation 1: 1 to 2 step excitation	PG1 trigger input enable 0: Disable 1: Enable	PG0 write mode 0: 8-bit write 1: 4-bit write	PG0 write mode 0: 8-bit write 1: 4-bit write	excitation or 2 step excitation 1: 1 to 2 step excitation	PG0 trigger input enable 0: Disable 1: Enable
					\square			\rightarrow	PG1T	PG0T
						\sim		\leq		/W
									0	0
PG01CR2	PG0,1 Control2 register	1464H						/	PG1 shift trigger 0:8-bit timer trigger (TMRA23) 1:16-bit timer trigger (TMRB1)	PG0 shift trigger 0:8-bit timer trigger (TMRA01) 1:16-bit timer trigger (TMRB0)

⁽¹⁰⁾ High Speed SIO (1/6)

Symbol	Name	Address	7	6	5	4	3	2	1	0
				XEN0				CLKSEL02	CLKSEL01	CLKSEL00
				R/W					R/W	
				0				1	0	0
		COOH		SYSCK				Select baud r		
				0:disable				000:Reserved		
				1:enable				001:fsys/2 010:fsys/4	101:fsys/32 110:fsys/64	2
	High Speed							010:isys/4 011:fsys/8	111:Reserv	,ed
	Serial		LOOPBACK0	MSB1ST0	DOSTAT0	\sim	TCPOL0	RCPOLO	TDINV0	RDINV0
HSC0MD	Channel 0 mode setting		·	R/W				R/		
	register		0	1	1		~ 0 ((0	0	0
			LOOPBACK	Start bit for	HSSO0 pin		Synchrono	Synchrono	Invert data	Invert data
		C01H	teset mode	transmit/rec	(no transmit)		us clock	us clock	During	During
		CONT	0:disable 1:enable	eive 0:LSB	0:fixed to "0"		edge	edge	transmittin	receiving
			1.enable	1:MSB	1:fixed		during transmitting	during receiving	g 0: disable	0: disable 1: enable
					to "1"		0: fall	0: fall	1: enable	I. Enable
						()	1: rise	1: rise		
						A			$\square()$	
			-	-	UNIT160			ALGNEN0	RXWEN0	RXUEN0
				R/W	-	$\left(\overline{\alpha} \right)$		14	R/W	-
		C02H	0	1	0			0((0	0
		00211	Always	Always	Data length		/ `		Sequential	Receive
			write "0"	write "1"	0: 8bit 1: 16bit	\sim		allgnment 0:disable	receive 0:disable	UNIT 0:disable
	High Speed							1:enable	1:enable	1:enable
HSC0CT	Serial Channel 0		CRC16_7_B0	CRCRX_TX_B0	CRCREST_B0	\sim		\sim	DMAERFW0	
100001	control			R/W		\sim	1	$\leq n$		W
	register		0	0	0				0	0
		C03H	CRC select	CRC data	CRC	\checkmark	(\mathcal{O})	\wedge	Micro DMA	Micro DMA
		C03H	0:CRC7	0:Transmit	calculate))	0: Disable	0: Disable
			1:CRC16	1:Receive	register			2	1: Enable	1: Enable
				\sim	0:Reset 1:Release					
					Reset					
				\square			TEND0	REND0	RFW0	RFR0
)		\bigtriangledown	F	2	
				50	/		1	0	1	0
			((Transmitting	Receive Shift	Transmit	Receive
		C04H				\sim //	0: operation	register 0: no data	buffer 0:	buffer 0: no valid
	High Speed Serial			\sim	<	$\langle \sim \rangle$	1: no operation	1: exist data	untransmitted	data
HSC0ST	Channel 0		$\left(\overline{\alpha} \right)$			$// \sim$			data exist	1: valid data
	status register			D		\geq			1: no untransmitted	exist
	- 3					\sim			data	
		//)			144					
						(ļ	ļ	
	<	C05H		÷						
	<	C05H						ļ		
	<	C05H								
		CO5H	CRCD007	CRCD006	CRCD005	CRCD004	CRCD003	CRCD002	CRCD001	CRCD000
							R	4	,	
	High Speed	С05Н	CRCD007	CRCD006	CRCD005		h	CRCD002 0	CRCD001 0	CRCD000
	Serial 🔨				0	0	R	0	,	
HSCOCR	Serial Channel 0				0	0	R 0	0	,	0
HSCOCR	Serial 🔨	Соен	0	0	0 CRC ca	0 alculation res CRCD012	R 0 ult load regis	0 ter [7:0]	0	0
HSCOCR	Serial Channel 0 CRC		0 CRCD015	0 CRCD014	0 CRC ci CRCD013	0 alculation res CRCD012	R 0 ult load regis CRCD011 R	0 ter [7:0] CRCD010	0 CRCD009	0 CRCD008
HSCOCR	Serial Channel 0 CRC	Соен	0	0	0 CRC c: CRCD013	0 alculation res CRCD012 0	R 0 ult load regis CRCD011 R 0	0 ter [7:0] CRCD010 0	0	0
HSC0CR	Serial Channel 0 CRC	Соен	0 CRCD015	0 CRCD014	0 CRC c: CRCD013	0 alculation res CRCD012 0	R 0 ult load regis CRCD011 R	0 ter [7:0] CRCD010 0	0 CRCD009	0 CRCD008

	High Speed	SIO (2/6))							
Symbol	Name	Address	7	6	5	4	3	2	1	0
							TENDIS0	RENDIS0	RFWIS0	RFRIS0
								R/	W	
							0	0	0	0
	High Speed Serial	C08H					Read 0:no interrupt 1:interrupt	Read 0:no interrupt 1:interrupt	Read 0:no interrupt 1:interrupt	Read 0:no interrupt 1:interrupt
HSCOIS	Channel 0 interrupt status register						Write 0: Don't care 1: clear	Write 0: Don't care 1: clear	Write 0: Don't care 1: clear	Write 0: Don't care 1: clear
	-							\sim		
		C09H					~ ((7/4		
								$\left[\bigcirc \right]$		
			/	\sim		\sim	TENDWE0	RENDWE0	RFWWE0	RFRWE0
			<u> </u>				- THE MED	R/		1010020
							0	0	0	0
	High Speed Serial	COAH			L	(Clear	Clear	Clear	Clear
	Channel 0 interrupt					41	HSC0IS <tendis0></tendis0>	HSC0IS <rendis0></rendis0>	HSCOIS <rfwis0></rfwis0>	HSC0IS <rfris0></rfris0>
HSC0WE	status write						0:disable 1:enable	0:disable 1:enable	0:disable 1:enable	0:disable 1:enable
	enable					444		-46	\sim	
	register	COBH) <	$S \subset$	\mathcal{V}	
								\sim \sim		
									IV	
						\sim	TENDIE0 /	RÉNDIE0	RFWIE0	RFRIE0
					7	\sim		R/	W	
		COCH					0	~0/	0	0
HSC0IE	High Speed Serial Channel 0	COCIT				>	TEND0 interrupt 0:Disable	REND0 interrupt 0:Disable	RFW0 interrupt 0:Disable	RFR0 interrupt 0:Disable
HOUGHE	interupt enable		_				1:Enable	1;Enable	1:Enable	1:Enable
	register		\sim			$\rightarrow \rightarrow$	\square			
		CODH								
				(()			\boxtimes			
				\sim	\sim		TENDIR0	RENDIR0	RFWIR0	RFRIR0
			(/	\sim \sim	······································			F	2	
		COEH	((1		0	0	0	0
HSC0IR	High Speed Serial Channel 0 interupt	COLIT	$\overline{\alpha}$	\bigcirc		\square	TEND0 interrupt 0:none 1:generate	REND0 interrupt 0:none 1:generate	RFW0 interrupt 0:none 1:generate	RFR0 interrupt 0:none 1:generate
	request register		\rightarrow	\succ	\sim	\rightarrow				
	register	$ \cap $		<u> </u>	(\mathcal{O})	\sim				
		COFH		\sim						
		\bigtriangledown			\sim	/				
									l	

High Speed SIO (2/6)



	nign speed)							
			TXD007	TXD006	TXD005	TXD004	TXD003	TXD002	TXD001	TXD000
		04014				R/	/W			
	High Speed	C10H	0	0	0	0	0	0	0	0
LIGOSTO	Serial				- Tr	ansmission da	ata register	[7:0]		
HSC0TD	Channel 0 transmission		TXD015	TXD014	TXD013	TXD012	TXD011	/TXD010	TXD009	TXD008
	data register	04411			-	F	२			
		C11H	0	0	0	0	0	0	0	0
					Tra	Insmission da	ta register [15:8]	5	
			RXD007	RXD006	RXD005	RXD004	RXD003	RXD002	RXD001	RXD000
		0.401.1				F	२ /	$\overline{\bigcirc}$		
	High Speed	C12H	0	0	0	0	~ 0 ()	0	0	0
	Serial				-	Receive data	register [7:			
HSC0RD	Channel 0 receiving		RXD015	RXD014	RXD013	RXD012	RXD011	RXD010	RXD009	RXD008
	data register	04011				F	२ ((\sum		
		C13H	0	0	0	0	0) 0	0	0
						Receive data	register [15	:8]		
			TSD007	TSD006	TSD005	TSD004	TSD003	TSD002	TSD001	TSD000
		C14H			-	j	۲		C	/
	High Speed		0	0	0	0	0	0 / 4	0	0
HSC0TS	Serial Channel 0				Tr	ansmit data s	hift register	[7:0] ($)) \sim$	
H3C013	transmit data shift register		TSD015	TSD014	TSD013	TSD012	/ TSD011	TSD010	TSD009	TSD008
	shin register	C15H				F	२		3())	
		CIDH	0	0	0 _ (0	0	0	<u> </u>	0
					(Tra	nsmit data sh	nift register [15:8]		
			RSD007	RSD006	RSD005	RSD004	RSD003	RSD002	RSD001	RSD000
		C16H				F	۲ 🔿		.,	,
	High Speed		0	0	0	0	0(7	<u> </u>	0	0
	Serial			(R	eceive data sl	hift register	[7:0]		
HSC0RS	Channel 0 receive data		RSD015	RSD014	RSD013	RSD012	RSD011	RSD010	RSD009	RSD008
	shift register	0171				F	२ 🔪			
		C17H	0	0	0	0	0	0	0	0
1					Re	ceive data sh	ift register [15:8]		
				1.1						

High Speed SIO (3/6)



High Speed Britisher Britisher Britisher HSC1KT XEN1 CLKSEL12 CLKSEL12 CLKSEL11 CLKSEL12 CLKSEL12 CLKSEL12 CLKSEL11 CLKSEL14 CLKSEL14 <th></th> <th>gh Speed S</th> <th></th> <th>· · · ·</th> <th></th> <th></th> <th></th> <th></th> <th>1</th> <th>î .</th> <th>1 .</th>		gh Speed S		· · · ·					1	î .	1 .
Hgh Speed Beal at Torona setting register C20H RW RW RW HSC1MD SVSCK Distable SVSCK Distable State Life Distable State Life Distable State Life Distable Distable Distable Distable Distable HSC1MD LooPeAcx HSC1P LooPeAcx C21H MSE1ST1 DOSTAT1 TCPOL1 TCPOL1 TDINV1 RDINV1 RW DISTABLE HSC1MD C21H LooPeAcx LooPeAcx State Life Intermitive User mode User mode User mode User mode User mode User mode User mode 1 0 0 Intermitive User mode User	Symbol	Name	Address	7	6	5	4	3	2	1	0
High Speed Section 1 Because 1 Docessories register C20H 0 1 0 0 HSC1MD Select bauf rate Ool Reverse UI System C20H 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10 10 0 0 10 10 10 0 10 10 0 1 1 0 0 1 1 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 <td< td=""><td></td><td></td><td></td><td></td><td></td><td>\vdash</td><td></td><td></td><td>CLKSEL12</td><td></td><td>CLKSEL10</td></td<>						\vdash			CLKSEL12		CLKSEL10
High Speed Break C20H SYSCK Outsable Innable System Outsable Speed Outsable Innable Speed Outsable Outsable Outsable Speed Outsable Outsable Outsable Speed Outsable Outsable Speed Outsable Outsable Speed Outsable Outsable Speed Outsable Outsable Speed Outsable Speed Outsable <thspeed Outsable Speed Outsable</thspeed 											
High Speed Serial Serial Serial Serial Cananel In register Loomackin Instable MSB1ST1 DOSTAT1 TCPDL1 Repeated ROPDL3 TOITSys22 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D015ys24 D01											0
High Speed Biscamul Commenting register Loomackit MSC1MD Itenable (0159ys/k) Contravision (0159ys/k) Contravision (0159ys/k) <thcontravision (0159ys/k) Contravisi</thcontravision 			C20H								
High Speed Serial Bording High Speed Serial mole sering register Loopsack1 HSC1MD MSB1ST1 Figh Speed Serial C21H Loopsack1 (MSB1ST1 DOSTAT1 DOSTAT1 TCPOL1 Figh Speed To Carbon Social Construct RCW Figh Speed Serial Carbon Construct Construct Figh Speed Serial Construct MSB1ST1 Figh Speed Serial Construct Construct Figh Speed Serial Construct MSB1ST1 Figh Speed Serial Construct Construct Figh Speed Serial Construct MSB1ST1 Figh Speed Serial Construct Construct Figh Speed Serial Construct Construct Figh Speed Serial Construct Construct Figh Speed Serial Construct Construct Figh Speed Serial Construct MSB1ST1 Figh Speed Serial Construct Construct Figh Speed Construct Construct Figh Speed Con											
High Spreid Channel 1 mediater Locasco I MSB1STIT Instrument DOST R/W CPCL1 RCPVL1 RCPUL1 HSC1MD register C21H MSB1STIT DOSTATI TCPL1 RCPUL1 TCPL1					1.enable						
Sorial mode setting register Sorial mode setting register Image setting (C21H)		High Speed									
mode setting register C21H CVV CVV CVV C21H C21H 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		Serial		LOOPBACK1	MSB1ST1	DOSTAT1		TCPOL1	RCPOL1	/ TDINV1	RDINV1
Image is in the intermediate inter	HSC1MD				R/W	-			R/	Ŵ	
High Speed Entrane 1 (Sector) C21H Lest mode (1 anable) Carasmit) (0 fuel (1 anable) Carasmit) (0 fuel (1 o '0') Carasmit) (0 fuel (1 o '1') During (1 anable) During (0 fuel (1 anable) High Speed Serial (1 grable) - - UNIT161 ALGNEN1 RXWEN1* RXUEN1* High Speed (1 grable) - - UNIT161 ALGNEN1 RXWEN1* RXUEN1* High Speed (1 grable) - - UNIT161 - ALGNEN1 RXWEN1* RXUEN1* High Speed (1 grable) - - UNIT161 - - 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 <t< td=""><td></td><td></td><td></td><td>0</td><td>1</td><td>1</td><td></td><td>~ 0 ((</td><td>0</td><td>0</td><td>0</td></t<>				0	1	1		~ 0 ((0	0	0
High Speed Serial Best and Serial HSC1CT C21H (2) (1) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2								Synchrono	Synchrono	Invert data	Invert data
High Speed Series C22H C2CH C2CH <thc2h< th=""> C2CH C2CH</thc2h<>			C21H								
High Speed Serial Control register C22H			02111								
High Speed C22H - UNT161 ALGNENT RXWEN1 RXUEN' RW HSC1CT C22H - - UNT161 ALGNENT RXWEN1 RXUEN' RW HSC1CT C22H - - UNT161 ALGNENT RXWEN1 RXUEN' RW HSC1CT C22H 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0				1.enable							
High Speed Serial Serial C22H - UNIT161 ALGNEN1 RXUEN1 HSC1CT R/W R/W R/W R/W R/W C22H 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 </td <td></td> <td>1. enable</td>											1. enable
High Speed Serial Channel 1 register C22H R/W R/W R/W HSC1CT High Speed Serial Channel 1 register CRC16 7 B1 CRC16 7 CRC106 CRC104 CRC1013 CRC1010 CRC1010 CRC1010 CRC1010 CRC16 CRC1010 CRC1010 CRC1010 CRC100							(
High Speed Serial Channel 1 register C22H R/W R/W R/W HSC1CT High Speed Serial Channel 1 register CRC16 7 B1 CRC16 7 CRC106 CRC104 CRC1013 CRC1010 CRC1010 CRC1010 CRC1010 CRC16 CRC1010 CRC1010 CRC1010 CRC100							A			$\square()$	
High Speed Serial C22H 0 1 0 0 0 0 0 HSC1CT High Speed Serial Control Mile "0" Always write "0" Data length i: 16bit Full, duplex, Sequential alignment (0:disable Receive 0:disable Receive 0:disable UNIT Colorable O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O<				-	-	UNIT161			ALGNEN1	RXWEN1	RXUEN1
High Speed Serial Casher HSC1CT C22H High Speed Serial Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Casher Cashe					R/W		$\overline{\Omega}$	\sim	14	R/W	
High Speed Serial C23H Always write "0" Always write "1" Data length (bit) Full duplex (bit) Sequential alignment (clisable) Receive (clisable)			COOL	0	1	0			0((0	0
High Speed Serial Control register Imme o Imme o Serial CC23H Imme o Imme o CRC16.7.B1 Imme o Imme o CRC16.7.B1 Imme o Imme o CRC16.7.B1 CRCREST B1 CRCREST B1 O Imme o Imme o Disable O Imme o Imme o Disable O Imme o Imme o Disable O Imme o Imme o Disable D Imme o Disable <tht< td=""><td></td><td></td><td>022FI</td><td>Always</td><td></td><td></td><td></td><td>) `</td><td></td><td></td><td></td></tht<>			022FI	Always) `			
High Speed Serial Channel 1 register CRC16.7.B1 CRCRX_TX_B1 CRCREST_B1 DMAERFR CC3H CRC16.7.B1 CRCX.TX_B1 CRCRX_TX_B1 CRCRX_TX_B1 CRCRX_TX_B1 CRCRX_TX_B1 DMAERFR CC3H CRC16.7.B1 CRCX.TX_B1 CRCRX_TX_B1 CRCRX_TX_TX_B1 CRCRX_TX_B1 CRCRX_TX_B1 CRCRX_TX_B1 CRCRX_TX_B1 CRCRX_TX_TX_B1 CRCRX_TX_TX_B1 CRCRX_TX_TX_B1 CRCRX_TX_TX_B1 CRCRX_TX_TX_B1 CRCRX_TX_TX_B1 CRCRX_TX_TX_B1 CRCRX_TX_TX_TX_TX_TX_TX_TX_TX_TX_TX_TX_TX_TX				write "0"	write "1"						
HSC1CT Serial Control register CRC16.7_B1 CRCR4_TX_B1 CRCREST_B1 DMAERFW1 C0 DMAERFW1		High Speed				1: 16bit					
High Speed Serial egister R/W R/W R/W R/W 1 C23H CRC select 0:CRC7 1:CRC16 CRC data 0:CRC3 0:CRC7 1:Receive CRC data 0:CRC3 0:CRC7 1:Receive CRC data 0:CRC3 0:CRC7 1:Receive CRC data 0:Disable 1:Release Reset Micro DMA 0:Disable 1:Enable 0:Disable 0:Disable 1:Enable High Speed Serial register C24H C24H Receive shit 1:no operation REND1 REW1 RFR1 0: no data 1: exist data High Speed Serial register C24H C24H C24H Receive shit 1: no operation High Speed Serial CRCH107 CRCD106 CRCD105 CRCD104 CRCD102 CRCD101 CRCD102 HIGC107 CRCD104 CRCD103 CRCD102 CRCD101 CRCD102 CRCD102 HIGC107 CRCD104 CRCD104	LIGOAOT	Serial		CRC16 7 B1	CRCRY TY B1	CRCREST B1					-
register 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0<	HSCICI			01010_1_01			\rightarrow				
C23H CRC select 0:CRC7 1:CRC16 CRC data 0:Transmit 1:Receive 1:Receive 1:Receive 1:Receive 1:Receive 1:Receive 1:Receive 1:Receive 1:Receive 1:Receive 1:Receive 1:Receive 1:Receive 1:Receive 1:Receive 1:Receive 1:Receive 1:Receive 1:Receive Reset Micro DMA 0: Disable 1: Enable Micro DMA 0: Disable 1: Enable 0: Disable 1: Enable High Speed Serial Channel 1 status register C24H C24H Revert 1: Receive 1: no operation Transmit 0: operation 1: no operation Revert 1: exist data Revert 1: no ourtransmitted data 2: visit data Nero DMA 0: Disable 1: Enable Nero DMA 0: Disable 1: Enable HSC1ST High Speed Serial Cannel 1 Serial Channel 1 C24H C24H Receive 1: no ourtransmitted data Nero DMA 0: Disable 1: exist data Nero DMA 0: Disable 1: Enable Nero DMA 0: Disable 1: Enable Nero DMA 0: Disable 1: Enable Nero DMA 0: Disable 1: Enable 0: Disable 1:				0			~	\frown			
High Speed Serial CASHH C23H O:CRC7 1:CRC16 O:Transmit Pegister Calculate register Tegister O: Disable 1: Enable O: Disable 1: Enable O: Disable 1: Enable High Speed Serial Channel 1 status register C24H C24H RFW1 Receive builts Differ 0: Disable 0: Di				-		/	$\overline{\mathbf{v}}$	(α)		-	
High Speed Serial status register C24H C24H C24H C24H C24H Tensmitting C24H Receive Reset Tensmitting Coperation Channel 1 status Receive shift register Receive shift Cata exist 1: no data Receive shift Cata exist Receive shift 1: valid data Receive shift Cata exist Receive shift 1: valid data Receive shift Cata exist Receive shift 1: valid data Receive shift 1:			C23H				6		5)	MICIO DIVIA	MICIO DIVIA
High Speed Serial register C24H C24H RFR1 HSC1ST C24H C24H Transmitting 0: operation 1: no operation Receive shift register Transmit 0: operation 1: no operation Receive shift register Transmit 0: no data 1: exist data Receive shift 1: no operation Transmit buffer 0: no data 1: exist data Receive shift 1: no operation Transmit 0: no data 1: exist data Receive shift 1: no operation Ne operation Ne operation Ne operation Ne operation								\sim $<$ $<$	//		
High Speed Serial Channel 1 status register C24H C24H Reset TEND1 REND1 RFR1 HSC1ST High Speed Serial Channel 1 status register C24H C24H Image: C24H <										1: Enable	1: Enable
High Speed Serial register C24H C24H C24H RFR1 RFR1 HSC1ST High Speed Serial register C24H C24H 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0											
High Speed Serial C24H HSC1ST High Speed Serial Cannel 1 status register HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR HSC1CR				<u> </u>	$\overline{\langle}$	Reset	\rightarrow	TENDI			DED1
HSC1ST High Speed Serial C24H C24H C24H C24H C24H C24H C25H C24H C25H C24H C25H C24H C25H C24H C25H C25H C25H C25H C25H C25H C25H C25					++-	\rightarrow			·	<u> </u>	
HSC1ST High Speed Serial Channel 1 status register HSC1ST High Speed Serial C22H C25H C25H C25H C25H C25H C25H C25H						/			·····		0
High Speed Serial Channel 1 status register High Speed Serial C25H C25H C25H C25H C25H C25H C25H C25H					\sim		<u> </u>			÷	
High Speed Serial Channel 1 status register HSC1ST High Speed Serial C25H High Speed C25H C25H C25H C25H C25H C25H C25H C25H			C24H	((\leq						
HSC1ST Channel 1 status register C25H C25H C25H C25H C25H C25H C25H C25H		High Speed			\bigcirc						
High Speed Serial CARCP 1 CRCD107 CRCD106 CRCD105 CRCD104 CRCD103 CRCD102 CRCD101 CRCD100 High Speed Serial Channel 1 CRC register CRCD115 CRCD114 CRCD112 CRCD101 CRCD109 CRCD109 CRCD115 CRCD114 CRCD113 CRCD112 CRCD110 CRCD109 CRCD109 CRCD115 CRCD114 CRCD113 CRCD112 CRCD110 CRCD109 CRCD108 C27H 0 0 0 0 0 0 0 0	HSC1ST					~	$\langle \langle \rangle \rangle$	operation	1: exist data		1: valid data
High Speed Serial CRC CRCD107 CRCD106 CRCD105 CRCD104 CRCD103 CRCD102 CRCD101 CRCD100 High Speed Serial Channel 1 CRC CRCD115 CRCD114 CRCD103 CRCD102 CRCD101 CRCD100 CRC112 CRCD101 CRCD100 CRCD102 CRCD109 CRCD100 CRC26H 0 0 0 0 0 0 0 High Speed Serial Channel 1 CRC CRCD115 CRCD114 CRCD113 CRCD112 CRCD110 CRCD109 CRC115 CRCD114 CRCD113 CRCD112 CRCD111 CRCD109 CRCD108 R 0 0 0 0 0 0 0 0	1100101	status		((//])							exist
C25H CRCD107 CRCD106 CRCD105 CRCD103 CRCD102 CRCD101 CRCD100 High Speed Serial Channel 1 CRC register CRCD107 CRCD106 CRCD105 CRCD104 CRCD103 CRCD102 CRCD101 CRCD100 High Speed Serial Channel 1 CRC CRCD115 CRCD114 CRCD113 CRCD112 CRCD110 CRCD109 CRCD108 CRC CRCD114 CRCD113 CRCD112 CRCD111 CRCD109 CRCD108 R 0 0 0 0 0 0 0 0		register		$(\vee \langle \rangle)$)		\sim				
High Speed Serial CRC 107 CRCD107 CRCD106 CRCD105 CRCD104 CRCD103 CRCD102 CRCD101 CRCD100 HSC1CR CRC CRCD115 CRCD114 CRCD113 CRCD112 CRCD100 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			//	\sim			\sim				
High Speed Serial CRC 107 CRCD107 CRCD106 CRCD105 CRCD104 CRCD103 CRCD102 CRCD101 CRCD100 HSC1CR CRC CRCD115 CRCD114 CRCD113 CRCD112 CRCD100 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			[[11			<u> </u>	
High Speed Serial Channel 1 CRC register C26H C26H C26H C26H C26H O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O			C25H			$\leq f$	/			<u>.</u>	
High Speed Serial Channel 1 CRC register C26H C26H C26H C26H C26H O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O											
High Speed Serial Channel 1 CRC register C26H C26H C26H C26H C26H O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O				CRCD107	CRCD106	CRCD105	CRCD104	CRCD102	CRCD102	CRCD101	
High Speed Berial Channel 1 CRC register C27H C27H C26H C26H CRC calculation result load register [7:0] CRCD113 CRCD113 CRCD113 CRCD112 CRCD111 CRCD110 CRCD110 CRCD110 CRCD110 CRCD110 CRCD110 CRCD110 CRCD110 CRCD110 CRCD110 CRCD110 CRCD110 CRCD110 CRCD110 CRCD110 CRCD110 CRCD110 CRCD110 CRCD110 CRCD110 CRCD100 CRCD100 CRCD110 CRCD110 CRCD110 CRCD110 CRCD110 CRCD110 CRCD110 CRCD110 CRCD100 CRCD100 CRCD100 CRCD110 CRCD110 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD100 CRCD10 CRCD10				GRODIO		- UNUDIUS					0100100
HSC1CR R CRC calculation result load register [7:0] CRC register C27H C27H CRC CRC CRC CRC CRC CRC CRC CRC CRC CR		\sim	C26H	0		0	·····	p	0	0	Λ
HSC1CR Channel 1 CRC register C27H C27H C27H CRCD114 CRCD113 CRCD112 CRCD111 CRCD110 CRCD109 CRCD108 0 0 0 0 0 0 0 0 0 0 0		High Speed		0	0					U	U
CRC CRCD113 CRCD112 CRCD111 CRCD110 CRCD109 CRCD108 register C27H 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 <td< td=""><td>HSC1CR</td><td>Channel 1</td><td></td><td></td><td>/ ></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>	HSC1CR	Channel 1			/ >						
C27H 0 0 0 0 0 0 0 0		CRC	\sim	CRCD115	CRCD114	CRCD113			CRCD110	CRCD109	CRCD108
	\wedge	register	C27H							1	
CRC calculation result load register [15:8]		$\langle \rangle \rangle$		0		0	0	0	0] 0	0
		$\langle \rangle$		> ((`		CRC ca	alculation res	ult load regist	er [15:8]		
			((110))			¥			
	1]		\sim)						
				$\langle \rangle$							

	High Speed	SIO (5/6))							
Symbol	Name	Address	7	6	5	4	3	2	1	0
							TENDIS1	RENDIS1	RFWIS1	RFRIS1
								R/	W	
							0	0	0	0
	High Speed Serial	C28H					Read 0:no interrupt 1:interrupt	Read 0:no interrupt 1:interrupt	Read 0:no interrupt 1:interrupt	Read 0:no interrupt 1:interrupt
HSC1IS	Channel 1 interrupt status register				<hr/>		Write 0: Don't care 1: clear	Write 0: Don't care 1: clear	Write 0: Don't care 1: clear	Write 0: Don't care 1: clear
		C29H					\sim ((775		
								9		
			/		\sim	\sim	TENDWE1	RENDWE1	RFWWE1	RFRWE1
							(())	P R/	W	
						/	0	0	0	0
HSC1WE	High Speed Serial Channel 1 interrupt status	C2AH					Clear HSC1IS <tendis1> 0:Disable</tendis1>	Clear HSC1IS <rendis1> 0:Disable</rendis1>	Clear HSC1IS <rfwis1> 0:Disable</rfwis1>	Clear HSC1IS <rfris1> 0:Disable</rfris1>
	write						1:Enable	1:Enable	1:Enable	1:Enable
	enable		\sim	\sim						
		C2BH					/	$\overline{7}$	(())	
					1 (7					
				\sim		\sim	TENDIE1 /	RENDIE1	RFWIE1	RFRIE1
					2(\sim	(R/	W	
		C2CH					0	~0/	0	0
HSC1IE	High Speed Serial Channel 1 interrupt	02011		.(>	TEND1 interupt 0:Disable 1:Enable	REND1 interrupt 0:Disable 1:Enable	RFW1 interupt 0:Disable 1:Enable	RFR1 interrupt 0:Disable 1:Enable
	enable register			\sim	X	$\rightarrow \leftarrow$				
	-	C2DH		\square))			
				\rightarrow			TENDIR1	RENDIR1	RFWIR1	RFRIR1
								F		
		C2EH	((1		0	0	0	0
HSC1IR	High Speed Serial Channel 1 interrupt request	UZLI I	\overline{O}				TEND1 interrupt 0:none 1:generate	REND1 interrupt 0:none 1:generate	RFW1 interrupt 0:none 1:generate	RFR1 interrupt 0:none 1:generate
	request register	\square	XX	<u> </u>	\searrow	\sim		\sim		
	4	C2FH		\sim						
		$\backslash \prime \langle$			\sim					

High Speed SIO (5/6)



	nign speed	30 (0/0)							
			TXD107	TXD106	TXD105	TXD104	TXD103	TXD102	TXD101	TXD100
		00011				R	/W			
	High Speed	C30H	0	0	0	0	0	0	0	0
	Serial				Tr	ansmission c	lata register	[7:0]		
HSC1TD	Channel 1 transmission data		TXD115	TXD114	TXD113	TXD112	TXD111	/TXD110	TXD109	TXD108
	register	00411					R			
		C31H	0	0	0	0	0	0	0	0
					Tra	ansmission d	ata register [15:8]	5	
			RXD107	RXD106	RXD105	RXD104	RXD103	RXD102	RXD101	RXD100
		0001					R /	$\overline{\bigcirc}$		
	High Speed	C32H	0	0	0	0	~ 0 ()	0	0	0
	Serial					Receive data	a register [7:			
HSC1RD	Channel 1 Receive data		RXD115	RXD114	RXD113	RXD112	RXD111	RXD110	RXD109	RXD108
	register	00011					R (($\overline{)}$		
		C33H	0	0	0	0	0	0	0	0
						Receive data	register [15	:8]		
			TSD107	TSD106	TSD105	TSD104	TSD103	TSD102	TSD101	TSD100
		C34H					R		$\langle \langle \rangle$	/
	High Speed	C34H	0	0	0		0	0 /4	0	0
HSC1TS	Serial Channel 1				Tr	ansmit data s	hift register	[7:0]	$)) \sim$	
пастта	transmit data shift		TSD115	TSD114	TSD113	TSD112	/ TSD111	TSD110	TSD109	TSD108
	register	C35H			(\sim	R		3())	
			0	0	0(0	0	0	<u> </u>	0
					(Tra	ansmit data s	hift register [15:8]		
			RSD107	RSD106	RSD105	RSD104	RSD103	RSD102	RSD101	RSD100
		00011					R	$\overline{}$		
	High Speed	C36H	0	0		0	0	0	0	0
1100450	Serial Channel 1			(eceive data s	hift register	[7:0]		
HSC1RS	receive		RSD115	RSD114	RSD113	RSD112	RSD111	RSD110	RSD109	RSD108
	data shift register	00711					R			
	-	C37H	0	0	0	0	0	0	0	0
1					Re	ceive data sl	nift register [15:8]		
				1.1						

High Speed SIO (6/6)



(11)UART / Serial Channels (1/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
-,	Serial		RB7 / TB7		RB5 / TB5	-		-		RB0 / TB0
SC0BUF	Channel 0	1200H (Prohibit				Receiving) / N				
200201	Buffer レジスタ	RMW)			,	8,	efined	,		
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
			R		/W		lear 0 by rea			W
			0	0	0	0	0		0	0
	Serial		Received	Parity	Parity		1: Error	· (()	0:SCLK01	I/O interface
SC0CR	Channel 0 control	1201H	data bit8	0:Odd	addition		Dentri		1:SCLK0↓	Input clock selection
	register			1:Even	0:Disable	Overrun	Parity	Framing		0: Baud
					1:Enable		$\langle () \rangle$	(/))		Rate
								$ \ge $		Generator 1:SCLK0
							$(\bigcirc$			input
			TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0
				-	1		W.	/		
	Serial		0	0	0	0	0	0		0
SC0MOD0	Channel 0	1202H	Transfer data bit8	Handshake function	Receive	Wake-up		nission mode	Serial transm	ission clock
30000000	Mode 0 register		uala DILO	control	control 0: Disable	function 0:Disable	00: 1/O Inte 01: 7bit UA		(UART) 00: TA0TRG	(TMRA01)
				0: Disable	1: Enable	1:Enable	10: 8bit UA	RT Mode	01: Baud Rate	e Generator
				1: Enable			11: 9bit UA	RT Mode	10: Internal cl 11: External c	
					6	\sim	(\sim	(SCLK0 ir	
			-	BR0ADDE	BR0CK1	BR0CK0	BR0S3	BR0S2	BR0S1	BR0S0
						⊂ R.	W	$\langle \rangle$	7	
	Serial		0	0	<0	0	0	0	0	0
BR0CR	Channel 0 Baud Rate	1203H	Always	(16-K)/16	Baud Rate G		Se	tting of the de		ency
DRUCK	control	12030	write "0"	division 0:Disable	00: Ø T0	election	(\mathcal{O})	0 t	o F	
	register			1:Enable	01: Ø T2))		
				2(10:ØT8	$\left(\right)$				
					11: Ø T32					
				\searrow	$\overline{}$	\mathcal{N}	BR0K3	BR0K2	BR0K1	BR0K0
	Serial			(()			\mathbb{N}	R/	W	
BR0ADD	Channel 0 K setup	1204H		LV,	(0	0	0	0
	register		(\land		Sets frequen		
					~			(Divided by I	. , ,	
		[1250	FDPX0		\sim	<u> </u>		to F	
			R/W	R/W	~					
000100	Serial Channel 0			0		\rightarrow				
SC0MOD1	Mode 1	1205H	IDLE2	I/O interface	(Ω)					<u>.</u>
	register	$\langle \rangle$	0: Stop	mode 0: Half	$ \langle \vee \rangle$)				
		\bigtriangledown	1: Operate	1: Full	\searrow	/				
			PLSEL	RXSEL	TXEN	RXEN	SIR0WD3	SIR0WD2	SIR0WD1	SIR0WD0
			\supset	$\overline{//}$		R	Ŵ			
	Serial Channel 0		0	0	0	0	0	0	0	0
SIR0CR	IrDA	1207H	Selection	Receiving	Transmission	Receiving		ving effective p		
	control register	\sum	transmission pulse width	data logic 0: "H" pulse	data 0: disable	operation 0: disable		e pulse width fo x × (Value+1)+		
		\smile	0: 3/16	1: "L" pulse	1: enable	1: enable	Can be set:		100115	
~	(())		1: 1/16				Cannot be s	et: 0, 15		
\sim	$\overline{\bigcirc}$	/		$\overline{\langle }$						
	\sim	\frown								

UART / Serial Channels (2/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
O	Serial		RB7 / TB7	RB6 / TB6	RB5 / TB5	RB4/TB4	RB3 / TB3		RB1 / TB1	RB0 / TB0
SC1BUF	Channel 1	1208H (Prohibit		11207 120		Receiving) / V				11207 .20
001001	Buffer register	RMW)				8,	efined			
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
			R	R	Ŵ	R (C	lear 0 by rea	ding)	R	Ŵ
			0	0	0	0	0	0	0	0
	Serial		Receive	Parity	Parity		1: Error	\cdot	0:SCLK1 1	I/O interface
SC1CR	Channel 1 control	1209H	data bit8	0:Odd	addition	0	Darity	Framing	1:SCLK1↓	Input clock selection
	register			1:Even	0:Disable	Overrun	Parity	Framing		0: Baud
					1:Enable		< ()	$(\rangle) \rangle$		Rate
										Generator 1:SCLK1
							(\bigcirc)			input
			TB8	CTSE	RXE	WU	ŚM1	SM0	SC1	SC0
				2		R/	w			
			0	0	0	0 (0	0	0	0
SC1MOD0	Serial Channel 1	120AH	Transfer	Handshake	Receive	Wake-up	Serial transm		Serial transmi	ission clock
SCTWODU	Mode 0 register	120AH	data bit8	function control	control	function	00: I/O Inte 01: 7bit UA		(UART) 00: TA0TRG	(TMRA01)
	register			0: Disable	0: Disable 1: Enable	0:Disable 1:Enable	10: 8bit UA		01: Baud Rate	Generator
				1: Enable	1. Enable	I.Enable	11: 9bit UA		10: Internal cl 11: External c	
							1	$ \land \land \land$	(SCLK1 ir	
			-	BR1ADDE	BR1CK1	BR1CK0	BR1S3	BR1S2	BR1S1	BR1S0
						R/	W		7	
	Serial		0	0	<u>_0</u> (0	0	\bigcirc	0	0
55/05	Channel 1	1000011	Always	(16-K)/16	Baud Rate C		Set		evided freque	ency
BR1CR	Baud Rate control	120BH	write "0"	division	Input clock s 00: ϕ T0	election	(α)	0 t	o F	
	register			0:Disable 1:Enable	00.φ10 01:φT2					
				1.Enable	10: Ø T8		\sim)		
					11: Ø T32					
			/	\sim		\sim	BR1K3	BR1K2	BR1K1	BR1K0
	Serial			(\land)		$\overline{}$			/W	Bitilito
BR1ADD	Channel 1	120CH			/		0	0	1 0	0
BRIADD	K setup register	12000	6	7		\land		Sets frequen	ncy divisor "K	
	register		(($\langle \rangle$					N+(16-K)/16)	
					(1	to F	~
			12S1	FDPX1		1 St				
	Serial		(R/W \	R/W						
SC1MOD1	Channel 1 Mode 1	120DH	<u> </u>	0						
	register	\langle / \rangle	IDLE2	I/O interface mode	((// <	Λ				
	<	\langle / \rangle	0: Stop 1: Operate	0: Half		V				
		$\backslash \lor /$	1. Operate	1: Full	\sim	1				

	UART / Se		、 <i>,</i>	-		-		-	_	-
Symbol	Name	Address	7	6	5	4	3	2	1	0
	Serial	1210H	RB7 / TB7	RB6 / TB6	RB5 / TB5	RB4 / TB4	RB3 / TB3	RB2 / TB2	RB1 / TB1	RB0 / TB0
SC2BUF	Channel 2 Buffer	(Prohibit			R (F	Receiving) / V	V (Transmiss	sion)		
	register	RMW)				Unde	efined			
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
			R	R	/W	R (C	lear 0 by rea	ding)	R/	W
			0	0	0	0	0	0	0	0
SC2CR	Serial Channel 2 control register	1211H	Received data bit8	Parity 0:Odd 1:Even	Parity addition 0:Disable 1:Enable	Overrun	1: Error Parity	Framing	0:SCLK2 ↑ 1:SCLK2 ↓	I/O interface Input clock selection 0: Baud Rate Generator 1:SCLK2 input
			TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0
						R/	w			
	Serial		0	0	0	0	0	0	0	0
SC2MOD0	Channel 2 Mode 0 register	1212H	Transfer data bit8	Handshake function control 0: Disable 1: Enable	Receive control 0: Disable 1: Enable	Wake-up function 0;Disable 1:Enable	Serial transm 00: I/O Inter 01: 7bit UA 10: 8bit UA 11: 9bit UA	face Mode RT Mode RT Mode	Serial transmi (UART) 00: TA0TRG (01: Baud Rate 10: Internal cl 11: External c (SCLK2 ir	TMRA01) Generator ock fsys lock
			-	BR2ADDE	BR2CK1	BR2CK0	BR2S3	BR2S2	BR2S1	BR2S0
						R/	w		7	
	Serial		0	0	<0(0	0	\bigcirc	0	0
BR2CR	Channel 2 Baud Rate control register	1213H	Always write "0"	(16-K)/16 division 0:Disable 1:Enable	Baud Rate G Input clock s $00: \phi T0$ $01: \phi T2$ $10: \phi T8$ $11: \phi T32$		Set		evided freque o F	ncy
				\sim	\searrow	\mathcal{M}	BR2K3	BR2K2	BR2K1	BR2K0
	Serial			$\left(\left(\right) \right)$			\mathbb{N}/\mathbb{Z}	R	Ŵ	
BR2ADD	Channel 2 K setup	1214H			<u> </u>		<u> </u>	0	0	0
	register			$\left(\right)$	5			(Divided by I	icy divisor "K' N+(16-K)/16) to F	
			12S2	FØPX2		\sim	\sum		\leq	
	Serial		(R/W (R/W						
SC2MOD1	Channel 2	1215H	VØ)	0		\searrow				
0020001	Mode 1 register		IDLE2 0: Stop 1: Operate	I/O interface mode 0: Half 1: Full						

UART / Serial Channels (3/4)



UART / Serial Channels (4/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Serial		RB7 / TB7	RB6 / TB6	RB5 / TB5	RB4 / TB4	RB3 / TB3	RB2 / TB2	RB1 / TB1	RB0 / TB0
SC3BUF	Channel 3 Buffer	1218H (Prohibit				Receiving) / V	V (Transmiss	sion)	•	
	register	RMW)				Unde	efined			
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
			R	R	Ŵ	R (C	lear 0 by rea	ding)	R/	W
			0	0	0	0	0	0	0	0
	Serial		Received	Parity	Parity		1: Error	()	0:SCLK3 1	I/O interface
SC3CR	Channel 3 control	1219H	data bit8	0:Odd	addition 0:Disable	Overrun	Parity	Framing	/ 1:SCLK3↓	input clock selection
	register			1:Even	1:Enable	e renan		$\overline{P}/\overline{A}$		0: Baud
					1.210010		$\langle \langle \rangle \rangle$	()		Rate Generator
								\subseteq		1:SCLK3
			TB8	CTSE	RXE	WU	SM1	SM0	SC1	input SC0
			I DO	CISE	KAE		W	Siviu	301	300
			0	0	0	0	0	0		0
	Serial Channel 3		Transfer	Handshake	Receive	Wake-up	Serial transm		Serial transmi	
SC3MOD0	Mode 0	121AH	data bit8	function	control	function	00: I/O Inte		(UART)	THEADY
	register			control 0: Disable	0: Disable	0:Disable	01: 7bit UA 10: 8bit UA		00: TA0TRG (01: Baud Rate	
				1: Enable	1: Enable	1:Enable	11: 9bit UA		10: Internal cl	ock fsys
									11: External c (SCLK3 ir	
			-	BR3ADDE	BR3CK1	BR3CK0	BR3S3	BR3S2	BR3S1	BR3S0
						R/	W		7	
	Serial		0	0	<0	0	0	$\sqrt{0}$	0	0
BR3CR	Channel 3 Baud Rate	121BH	Always	(16-K)/16	Baud Rate G		Se		evided freque	ncy
DRJUR	control		write "0"	division 0:Disable	00: Ø TO	election	(\mathcal{O})	0 t	o F	
	register			1:Enable	01: ¢ T2))		
				2(10: Ø T8					
					11: Ø T32					
			/	\sum	\checkmark	\mathcal{N}	BR3K3	BR3K2	BR3K1	BR3K0
	Serial						\searrow		Ŵ	
BR3ADD	Channel 3 K setup	121CH					0	0	0	0
	Register		((\sim		$\langle \rangle$			icy divisor "K' N+(16-K)/16)	
									to F	
			J2S3	FDPX3		\sim	\sim	\sim		
	Serial		(R/W \	R/W						
SC3MOD1	Channel 3	121DH	(VØ)	0		\searrow				
SCOMODI	Mode 1 register		IDLE2	I/O interface mode	((7/<					
	<	K/r	0: Stop	0: Half	[V]	V				
		\searrow	1: Operate	1: Full		[

(12) I²CBUS/Serial Channel(1/4)

) TCBUS/		7	6	F	л	0	n	4	0
Symbol	Name	Address			5	4	3	2	1	0 SCK0/
			BC2	BC1	BC0	ACK		SCK2	SCK1	SWRMON
		12401		W	1	R/W			N	R/W
		1240H (no RMW)	0	0	0	0		0	0	0
SBI0CR1	SBI0 control	I ² C mode	Number of 000:8 001 100:4 101	:1 010:2		Acknowledge mode 0:Disable 1:Enable		000:5 00	e divide valu 1:6 010:7 1:10 110:11 ed	011:8
	register 1		SIOS	SIOINH	SIOM1	SIOM0		SCK2	SCK1	SCK0
		1240H			W		$\langle \langle v \rangle$	$\left(\right) \right)$	Ň	W
		(no RMW)	0	0	0	0	>//	\bigcirc	0	0
		SIO mode	Transfer 0:Stop 1:Start	Transfer 0:Continue 1:Abort	Transfer mo 00:8bit trans 10:8bit ransr 11:8bit recei	mit nit/receive	\bigcirc	000:4 001 100:8 101	ne divide valu :5 010:6 0 :9 110:10 Il clock SCK0)11:7
	SBI0	1241H	RB7/TB7	RB6/TB6	RB5/TB5	RB4/TB4	RB3/TB3	RB2/TB2	RB1/TB1	RB0/TB0
SBI0DBR	Buffer	(no RMW)			R		V(Transmissi	on) 🔿		
	register	(Ung	lefine	24		
			SA6	SA5	SA4	SA3	SA2	SA1	SAO	ALS
	I2CBUS0	10/01	0	0	0	0	W 0			0
I2C0AR	address	1242H (no RMW)	0	U		<u> </u>				address
	register				Sett	ing Slave ad	dress	\mathcal{C}	7	recognition 0:Enable
						\sim				1:Disable
			MST	TRX	BB	> PIN	SBIM	SBIMO	SWRST1	SWRST0
					$\langle \rangle L$		w ((//	\sum		
		1243H	0	0 ((0	1	6	0	0	0
SPIOCPO	SBI0	(no RMW) I ² C mode	0:Slave 1:Master	0:Receive 1:Transmit	Start/stop generation 0:Stop 1:Start	INTSBI0 interrupt 0:Request 1:Cancel	Operation mo 00:Port mod 10: SIO mod 01: I ² C mode 11: Reserved	le e	write "10" a	set generate nd "01", then reset signal d.
SBI0CR2	control register 2		\nearrow	$\overline{\gamma}$			SBIM1	SBIM0	-	-
				\sim			V	V	W	W
		1243H				\leq	0	0	0	0
		(no RMW) SIO mode					Operation mo 00:Port mode 10:SIO mode 01:I ² C mode 11:Reserve	le	Always write "0"	Always write "0"
	4	$\langle / /$	MST	TRX	BB	/ PIN	AL	AAS	AD0	LRB
		$\langle \langle \rangle \rangle$					R			
		1243H	0	0	0	1	0	0	0	0
		(no RMW) I ² C mode	0:Slave 1:Master	0:Receive 1:transmit	Bus status monitor 0:Free	INTSBI0 interrupt 0:request	Arbitration lost detection monitor	Slave address match detection	General call detection	Last receive bit monitor 0: "0" 1: "1"
SBI0SR	SBI0 Status	\sum	~	$\left(\right)$	1:Busy	1:Cancel	1:Detect	monitor 1:Detect	1:Detect	1. 1
~	register			\mathcal{T}			SIOF	SEF		
	())						2		
	$\langle \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	1243H (no RMW)					0	0		
		(no RMW) SIO mode		Ŋ			Transfer status 0:Stopped 1:In	Shift status 0:Stopped 1:In progress		
	> 7				1		progress			

I²CBUS/Serial Channel(2/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			-	I2SBI0						
				R/W				~		
SBI0BR0	SBI0 Baud rate	1244H	-	0				\sim		
SBIUBRU	register 0	124411	Always write "0"	IDLE2 0:Abort 1:Operate				$\left \right\rangle$		
			P4EN	-				\sim		
			R/W	W			. ((7/ 🛆		
	SBI0		0	0			$\langle \rangle$	$\langle \rangle \rangle$		
SBI0BR1	Baud rate register 1	1245H	Clock control 0:Stop 1:Operate	Always write "0"						

I²CBUS/Serial Channel(3/4)

SBI1 control gister 1 SBI0 Buffer egister	Address 1248H (no RMW) I ² C mode 1248H (no RMW) SIO mode 1249H (no RMW)	7 BC2 0 Number of 1 000:8 001 100:4 101 SIOS 0 Transfer 0:Stop 1:Start RB7/TB7	:1 010:2 :5 110:6 SIOINH	111:7 SIOM1 W 0	4 ACK R/W 0 Acknowledge mode 0:Disable 1:Enable SIOM0	3	0 Setting of th 000:5 00 100:9 10 111:Reserve SCK2	1 SCK1 W e divide value 1:6 010:7 1:10 110:11 ed SCK1	011:8			
SBI0 Buffer	(no RMW) I ² C mode 1248H (no RMW) SIO mode 1249H	0 Number of 1 000:8 001 100:4 101 SIOS 0 Transfer 0:Stop 1:Start	W 0 transfer bits :1 010:2 :5 110:6 SIOINH 0 Transfer 0:Continue	0 011:3 111:7 SIOM1 W 0	R/W 0 Acknowledge mode 0:Disable 1:Enable		0 Setting of th 000!5 00 100:9 10 111:Reserve SCK2	N e divide value 1:6 010:7 1:10 110:11 ed	R/W 0 e "n" 011:8			
SBI0 Buffer	(no RMW) I ² C mode 1248H (no RMW) SIO mode 1249H	Number of 1 000:8 001 100:4 101 SIOS 0 Transfer 0:Stop 1:Start	0 transfer bits :1 010:2 :5 110:6 SIOINH 0 Transfer 0:Continue	011:3 111:7 SIOM1 W 0	0 Acknowledge mode 0:Disable 1:Enable		0 Setting of th 000:5 00 100:9 10 111:Reserve SCK2	0 e divide value 1:6 010:7 1:10 110:11 ed	0 e "n" 011:8			
SBI0 Buffer	(no RMW) I ² C mode 1248H (no RMW) SIO mode 1249H	Number of 1 000:8 001 100:4 101 SIOS 0 Transfer 0:Stop 1:Start	rransfer bits :1 010:2 :5 110:6 SIOINH 0 Transfer 0:Continue	011:3 111:7 SIOM1 W 0	Acknowledge mode 0:Disable 1:Enable		Setting of th 000:5 00 100:9 10 111:Reserve SCK2	e divide value 1:6 010:7 1:10 110:11 ed	e "n" 011:8			
SBI0 Buffer	1248H (no RMW) SIO mode 1249H	000:8 001 100:4 101 SIOS 0 Transfer 0:Stop 1:Start	:1 010:2 :5 110:6 SIOINH 0 Transfer 0:Continue	111:7 SIOM1 W 0	^{mode} 0:Disable 1:Enable		000:5 00 100:9 10 111:Reserve SCK2	1:6 010:7 1:10 110:11 ed	011:8			
SBI0 Buffer	(no RMW) SIO mode 1249H	0 Transfer 0:Stop 1:Start	0 Transfer 0:Continue	W 0	SIOM0	+		SCK1	001/0			
Buffer	(no RMW) SIO mode 1249H	Transfer 0:Stop 1:Start	0 Transfer 0:Continue	0					SCK0			
Buffer	(no RMW) SIO mode 1249H	Transfer 0:Stop 1:Start	Transfer 0:Continue				/)) V	N	W			
Buffer	mode 1249H	0:Stop 1:Start	0:Continue	- ·	0		0	0	0			
Buffer	-			Transfer mo 00:8bit trans 10:8bit ransr 11:8bit recei	mit nit/receive		000:4 001 100:8 101	e divide value :5 010:6 0 :9 110:10 I clock SCK1				
	-	RDI/IB/	RB6/TB6	RB5/TB5	RB4/TB4	RB3/TB3	RB2/TB2	RB1/TB1	RB0/TB0			
egister	(R	(Receiving)/V	V(Transmissi	on) 🔿					
						lefine	24					
		SA6	SA5	SA4	SA3	SA2	SA1	SAŬ	ALS			
I2CBUS1 address register (no RMW)		0	0	0	0	0	$\sqrt{2}$	5(0)	0			
				20			\frown	$\overline{)}$	Address			
cylster			Setting Slave address									
					\sim		$\leq))$		0:Enable 1:Disable			
		MST	TRX	BB	> PIN	SBIM1	SBIMO	SWRST1	SWRSTO			
	124BH (no RMW) I ² C mode			1771	. /							
		0	0 (1	K Q C	0 //	0	0			
SBI1		0:Slave 1:Master	0:Receive 1:Transmit	Start/stop generation 0:Stop 1:Start	INTSBI1 interrupt 0:Request 1:Cancel	00:Port mod	le le	write "10" ar	set generate nd "01", then reset signal d.			
control register 2						SBIM1	SBIM0	-	-			
J			\sim			V	V	W	W			
	124BH					0	0	0	0			
	(no RMW) SIO mode)			00:Port mod 10:SIO mode 01:I ² C mode	le	Always write "0"	Always write "0"			
4	≤ 1	MST	TRX	BB	/ PIN	AL	AAS	AD0	LRB			
	\sim				-	R						
	124RH	0	0		1	0	0	0	0			
\sum	(no RMW) I ² C mode	0:Slave 1:Master	0:Receive 1:transmit	monitor 0:Free	interrupt 0:request	Arbitration lost detection monitor	Slave address match detection	General call detection	Last receive bit monitor 0: "0" 1: "1"			
SBI1 Status	\supset	~	$\left(\right)$	1:Busy	1:Cancel	1:Detect	monitor 1:Detect	1:Detect				
egister			\mathcal{T}			SIOF	SEF					
						F	·					
$\langle \ \rangle$						· · ·						
	(no RMW) SIO mode		1.1			0 Transfer	0 Shift status					
St	ntrol ster 2 Bit atus	BI1 ntrol ster 2 124BH (no RMW) SIO mode 124BH (no RMW) I ² C mode 124BH (no RMW) I ² C mode 124BH (no RMW) I ² C mode	BI1 (no RMW) I ² C mode 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master 1:Master	BI1 (no RMW) I ² C mode 1:Master 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit 1:Transmit	BI1 (no RMW) I ² C mode BI1 ntrol ster 2 124BH (no RMW) SIO mode 124BH (no RMW) SIO mode 124BH (no RMW) SIO mode 124BH (no RMW) SIO mode 124BH (no RMW) SIO mode 124BH (no RMW) SIO mode 124BH (no RMW) SIO mode 124BH (no RMW) SIO mode 124BH (no RMW) SIO mode 124BH (no RMW) 124BH (no RMW) I24BH (no RMW) I24BH I24BH (no RMW) I24BH I24BH (no RMW) I24BH I24BH (no RMW) I24BH I24BH I24BH (no RMW) I24BH I24BH (no RMW) I24BH I24BH (no RMW) I24BH I24BH (no RMW) I24BH I24BH (no RMW) I24BH (no RMW) (no R	124BH (no RMW) I ² C mode 0 0 1 BI1 ntrol ster 2 0:Slave 1:Master 0:Receive 1:Transmit Start/stop generation 0:Stop 1:Start INTSB/1 interrupt 0:Request 1:Cancel BI1 ntrol ster 2 124BH (no RMW) SIO mode MST TRX BB PIN 124BH (no RMW) SIO mode 0 0 0 1 1 124BH (no RMW) I ² C mode 0 0 0 1 1 124BH (no RMW) I ² C mode 0 0 0 1 1 124BH (no RMW) I ² C mode 0 0 0 1 1 124BH (no RMW) I ² C mode 0:Slave 1:Master 0:Receive 1:transmit Bus status 0:Free 1:Busy INTSBI1 0:request 1:Cancel	BI1 (no RMW) I ² C mode 0:Slave 1:Master 0:Receive 1:Transmit Start/stop generation 0:Stop 1:Start INTSB/1 interrupt 0:Request 1:Cancel Operation mo 00:Port mod 0:I'Cmode 11:Reserved BI1 ntrol ster 2 124BH (no RMW) SIO mode 0 0 0 0 MST TRX BB PIN AL 124BH (no RMW) SIO mode 0:Slave 0:Port mod 00:Port mod 00:Port mod 00:Port mod 00:Port mod 00:Port mod 10:SIO mode 01:I'C mode 01:I'C mode 0 124BH (no RMW) I'C mode 0:Receive 0:Receive 1:Master Bus status 0:Free 1:Busy INTSBI1 interrupt 0:Free 1:Cancel Arbitration lost detection monitor 1:Detect	124BH (no RMW) I ² C mode 0 0 0 1 0 0 0:Slave I ² C mode 0:Receive I:Master Start/stop I:Transmit INTSB/1 generation 0:Stop I:Start Operation mode selection 0:Port mode I:SlO mode II:Reserved BI1 ntrol ster 2 124BH (no RMW) SIO mode 0 0 0 0 MST TRX BB PIN AL AAS 124BH (no RMW) SIO mode 0 0 0 0 MST TRX BB PIN AL AAS 124BH (no RMW) SIO mode 0 0 1 0 0 NST TRX BB PIN AL AAS R 0 0 1:Reserved 3ddress match detection 3ddress match detection BI1 atus 1:Master 1:ransmit 0:Free 0:Free SIOF SEF B11 atus 124BH SIOF SEF R	BI1 (no RMW) I ² C mode 0 0 0 1 0 0 0 BI1 ntrol ster 2 1:Master 0:Receive 1:Master Start/stop 1:Transmit INTSB/1 generation Operation mode selection 00:Port mode Software res write "10" ar an internal 1:Cancel BI1 ntrol ster 2 124BH (no RMW) SIO mode 0 0 0 0 0 124BH (no RMW) SIO mode 1:Start 1:Cancel SBIM1 SBIM0 - 124BH (no RMW) SIO mode 0 0 0 0 0 0 124BH (no RMW) SIO mode MST TRX BB PIN AL AAS AD0 124BH (no RMW) I ² C mode 0 0 0 1 0 0 0 124BH (no RMW) I ² C mode 0:Receive 1:Master Bus status 0:Free INTSB11 interrupt 0:Free Arbitration lost 1:Cancel Slave address match monitor 1:Detect General call detection monitor 1:Detect BI1 atus jister 0 0 0 0 0 0 0 Ister SIOF SEF SIOF SEF R			

I²CBUS/Serial Channel(4/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			-	I2SBI1						
				R/W				~		
SBI1BR0	SBI1 Bourd rote	12400	-	0				$\langle \rangle$		
SBIIDRU	Baud rate register 0	12401	Always write "0"	IDLE2 0:Abort 1:Operate				$\langle \rangle$		
			P4EN	-				$\langle \rangle$		
			R/W	W			. ((7/ 🛆		
	SBI1		0	0			$\langle \rangle$	$\langle \rangle \rangle$		
SBI1BR1	BI1BR1 Baud rate register 1	124DH	Clock control 0:Stop 1:Operate	Always write "0"						

(13) AD converter (1/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
<i>,</i>			EOCF	ADBF	-	-	ITM0	REPEAT	SCAN	ADS
				2	R/	W			W	
			0	0	0	0	0		0	0
		12B8H	AD	AD	Always writ		Interrupt	Repeat	Scan mode	AD
	AD Mode		conversion	conversion	Always with	.0	specification	mode	specification	conversion
ADMOD0			end flag	busy flag			in conversion	specification	0:Conversion	start
	register 0		0: Conversion	0:Conversion stopped			channel fixed repeat mode	0: Single conversion	channel fixed mode	0:Don't care 1:Start
			in progress	1:Conversion			0:Every	1: Repeat	1:Conversion	
			1:	in progress			conversion	conversion	channel	Always 0
			Conversion complete				1:Every fourth	mode	scan mode	when read.
			complete				conversion			
			VREFON	I2AD	-	-	ADCH3	ADCH2	ADCH1	ADCH0
			R/W	R/W	R/	w (R	W	<u>.</u>
			0	0	0	0 \(0	0	$\left(\begin{array}{c} 0 \end{array} \right)$	0
			VREF	DLE2	Always writ	:e "0"	Analog input		ction	7
			applicatio): Stop			/ fixed 0000: AN0	scanned		
			n control	1: Operate		- ((/ / <	0000: AN0 /	AN0 AN0→AN1	\mathcal{N}	
			0: OFF			$(\mathbb{V} \setminus \mathcal{I})$	0010: AN2	AN0→AN1=	→AN2	
			1: ON		6	\sim	0011: AN3 /	AN0→AN1-		
					1		0100: AN4 /		→AN2→AN3→	
		12B9H				\searrow	0101: AN5	AN4 AN0→AN1- AN4→AN5	→AN2→AN3→	
	AD Mode					>	0110: AN6 /		→AN2→AN3→ →AN6	
ADMOD1	control register 1				$(\)$	Ť	0111: AN7/	$\langle \rangle$	→AN2→AN3→	
	register i			6	\sim			//	→AN6→AN7	
					\rightarrow		1000: AN8 /		→AN2→AN3→	
									→AN6→AN7→	
				()	\sim		1001: AN9 /	AN8 AN0→AN1-	→AN2→AN3→	
				(()					→AN6→AN7→	
							\searrow	AN8→AN9		
			((\sim		\land	1010: AN10/		→AN2→AN3→	
					~			AN4→AN5- AN8→AN9-	→AN6→AN7→	
					$\langle \rangle$	14	1011: AN11/		→AN2→AN3→	
			(\square)		\sim	$// \sim$			→AN6→AN7→	
		\frown	(\vee)					AN8→AN9-	→AN10→AN11	
		$\langle \cap \rangle$			$-(\alpha)$	<u> </u>		I		ADTROF
		$\langle \rangle$	-	\sim	$-(\vee/)$) -	-	-	-	ADTRGE R/W
		\bigtriangledown	0	0	0	0	0	0	0	R/W 0
	AD Mode		Always	Always	Always	Always	Always	Always	Always	AD
ADMOD2	control register 2	12BAH	write "0"	write "0"	write "0"	write "0"	write "0"	write "0"	write "0"	conversion trigger start control
		\sum		\uparrow	*					0: disable 1: enable

AD converter (2/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0			
Symbol	Indiffe	Audress	ADR01	ADR00		4	~			ADR0RF			
ADREG0L	AD Result	12A0H		7 7						R			
ADITEOUE	register 0 Low	12/1011		fined						0			
			ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02			
ADREG0H	AD Result	12A1H	ADI(03	ADINO	ADION	F			ADI(05				
ABREGON	register 0 High					Unde							
			ADR11	ADR10				$ \rightarrow $	<u> </u>	ADR1RF			
ADREG1L	AD Result	12A2H						\sim					
ADREGIL	register 1 Low	IZAZE		R					1	R			
				efined						0			
ADREG1H	AD Result	404011	ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12			
ADREGTH	register 1 High	12A3H	R										
					_	Unde	fined	-	<u> </u>				
	AD Result	101.411	ADR21	ADR20			\square	\sim		ADR2RF			
ADREG2L	register 2 Low	12A4H		R		6		1		R			
				efined						0			
	AD Result		ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22			
ADREG2H	register 2 High	12A5H						<u> </u>					
	AD Result		ADR31	ADR30		$\overline{\nabla}$			$\overline{)}$	ADR3RF			
ADREG3L	EG3L register 3 Low	12A6H		R			[]		$\langle / \rangle \rangle$	R			
			Unde	efined	((70/	0			
	AD Result	12A7H	ADR39	ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32			
ADREG3H	ADREG3H AD Result register 3 High				$\lambda($	F	२ ($\langle \rangle$	*				
						Unde	fined						
		12A8H	ADR41	ADR40						ADR4RF			
ADREG4L	AD Result register 4 Low			R	$(\)$					R			
	0		Unde	efined				//		0			
			ADR49	ADR48	ADR47	ADR46	ADR45	ADR44	ADR43	ADR42			
ADREG4H	AD Result register 4 High	12A9H	R Undefined										
			ADR51	ADR50			\checkmark			ADR5RF			
ADREG5L	AD Result register 5 Low	12AAH		R			\sim			R			
			Unde	efined		\land				0			
			ADR59	ADR58	ADR57	ADR56	ADR55	ADR54	ADR53	ADR52			
ADREG5H	AD Result register 5 High	12ABH		\bigcirc	$\langle \rangle$	F / F	ξ.		•				
	register o night		Undefined										
			ADR61	ADR60		\rightarrow		\sim	\sim	ADR6RF			
ADREG6L	AD Result register 6 Low	12ACH		R		\sim				R			
	register 6 Low	//		efined 🔨	$((// \zeta))$					0			
	<	\langle / \rangle	ADR69	ADR68	ADR67	ADR66	ADR65	ADR64	ADR63	ADR62			
ADREG6H	AD Result	12ADH	- IBI(00	7181100		F		ABROT	/ DIGO	ABROL			
	register 6 High				\geq	Unde							
	1		ADR71	ADR70	\sim		<u> </u>	\sim	\sim	ADR7RF			
ADREG7L	AD Result	12AEH		R	\sim					R			
	register 7 Low			efined	\geq					0			
			ADR79	ADR78	ADR77	ADR76	ADR75	ADR74	ADR73	ADR72			
ADREG7H	AD Result	12AFH				<u>F</u>	-						
. BREOM	register 7 High	127 0 11		<u> </u>		Unde							
	+ $()$	}		<u> </u>		Unde							

AD converter ((3/3)
----------------	-------

Symbol	Name	Address	7	6	5	4	3	2	1	0	
			ADR81	ADR80			/	\sim	/	ADR8RF	
ADREG8L	AD Result register 8 Low	12B0H	F	2						R	
			Unde	fined				~		0	
			ADR89	ADR88	ADR87	ADR86	ADR85	ADR84	ADR83	ADR82	
ADREG8H	AD Result register 8 High	12B1H			•		R				
	· - g ·g					Unde	efined	$\left(\left(\right) \right)$	\sum		
			ADR91	ADR90	\backslash			\mathbb{N}	\sim	ADR9RF	
ADREG9L	AD Result register 9 Low		F	2			(77~		R	
			Unde	fined			$\langle ($	$\langle \rangle \rangle$		0	
			ADR99	ADR98	ADR97	ADR96	ADR95	ADR94	ADR93	ADR92	
ADREG9H	AD Result register 9 High						R				
	0 0					Unde	efined	Y			
			ADRA1	ADRA0		\backslash	\mathcal{N}	\square		ADRARF	
ADREGAL	AD Result register A Low		F	2					(\land)	R	
	_		Unde	fined				4	$\langle \rangle$	0	
			ADRA9	ADRA8	ADRA7	ADRA6	ADRA5	ADRA4	ADRA3	ADRA2	
ADREGAH	AD Result register A High	12B5H					R				
			Undefined								
			ADRB1	ADRB0	\sim	$\widetilde{\mathcal{A}}$		ľ.	704	ADRBRF	
ADREGBL	AD Result register B Low	12B6H	F	र	20			$\succ \vee$		R	
	5		Unde	fined			((\land)		0	
			ADRB9	ADRB8	ADRB7	ADRB6	ADRB5	ADRB4	ADRB3	ADRB2	
ADREGBH	AD Result register B High	12B7H			$\langle \rangle$	\rangle 1	R				
					7(>)	Unde	efined	$\left(\right)$			

(14) DA converter

Symbol	Name	Address	7	6	5	4	3	2	1	0
			DAC07	DAC06	DAC05	DAC04	DAC03	DAC02	DAC01	DAC00
	DA 0	12E0H				R/	W			
DACOREG	register	12E0H	0	0	0	0	0	0	0	0
								()		
			_	-	_	_		(\mathcal{H})	V	VALID
				R	/w	•			/	W
	AC0CNT1 DA 0 control 12 register 1		0	0	0	0	. ((7/^		0
DAC0CNT1		12E1H	Always write "0"	Always write "0"	Always write "0"	Always write "0"		\bigcirc		0:Don't care 1:Output CODE valid
			/				\sim		REFON0	OP0
						7			R	Ŵ
DAC0CNT0	DA 0 control	12E3H						~	$\left \left(0 \right) \right $	0
DACOCINIO	register 0					$\overline{\mathbb{Z}}$	$\sum_{i=1}^{i}$		0:Ref off 1:Ref on	0:Output High-Z 1:Output
			DAC17	DAC16	DAC15	DAC14	DAC13	DAG12	DAC11	DAC10
DAC1REG	DA 1				4	R/	W	\sim		
DACIREG	register		0	0	0	0 0	0	0	0	0
						\searrow		>)		
			_	—		-		×		VALID
				R	MV	V		\land		W
	DA 1		0	0	$\langle \ \lor$			//		0
DAC1CNT1	DA 1 control register 1	12E5H	Always write "0"	Always write "0"	Always write "0"	Always write "0"				0:Don't care 1:Output CODE valid
			\backslash				\checkmark		REFON1	OP1
	DA 1			Γ						W
DAC1CNT0		12E7H			(0	0
DACTONTO	control register 0		$\overline{\mathbb{Z}}$						0:Ref off 1:Ref on	0:Output High-Z 1:Output

(15) Watch dog timer

Symbol	Name	Address	7	6	5	4	3	2	1	0				
			WDTE	WDTP1	WDTP0	-	-	I2WDT	RESCR	-				
			R/W	R/	W			R/W	R/W					
	WDT		1	0	0	0	0	0	0	0				
WDMOD	Mode register	1300H	WDT control 1: enable	WDT detect 00: $2^{15}/f_{5}$ 01: $2^{17}/f_{5}$ 10: $2^{19}/f_{5}$ 11: $2^{21}/f_{5}$	275	Always writ	e "0"	IDLE2 0: Stop 1: Operate	1:Internally connects WDT out to the reset pin	Always write "0"				
	WDT													
WDCR		1301H				1	N >							
	register						- ()							
					B1H: WDT disable code 4E: WDT clear code									

(16) Key-on wake up

, ,	•						~	()	
Name	Address	7	6	5	4	3	2 54		0
		KI7EN	KI6EN	KI5EN	KI4ÉN 🤇	KI3EN	KI2EN	KI1EN	KI0EN
	009EH					y <	$>$ \bigcirc	\mathcal{I}	
KeyInput I Enable setup register	(Prohibit	0	0	0	0	0	$\langle 0, 7 \rangle$	200	0
	(Prohibit RMW)	KI7 input 0:Disable 1:Enable	Kl6 input 0:Disable 1:Enable			KI3 input 0:Disable 1:Enable	KI2 input 0:Disable 1:Enable	KI1 input 0:Disable 1:Enable	KI0 input 0:Disable 1:Enable
		KI7EDGE	KI6EDGE	KI5EDGE	KI4EDGE	KI3EDGE	KI2EDGE	KI1EDGE	KI0EDGE
	009FH		-	(\land)	> v	v (α)	\sim	•	-
		0	0		0	0//)) 0	0	0
register	(Prohibit RMW)	KI7 edge	KI6 edge	KI5 edge	KI4 edge	KI3 edge	KI2 edge	KI1 edge	KI0 edge
-		0:Rising 1:Falling	0:Rising 1:Falling	0:Rising 1:Falling	0:Rising 1:Falling	0:Rising 1:Falling	0:Rising 1:Falling	0:Rising 1:Falling	0:Rising 1:Falling
	KeyInput Enable setup register Key Input control	KeyInput Enable setup register 009EH (Prohibit RMW) Key Input control 009FH (Prohibit	KeyInput Enable setup register 009EH (Prohibit RMW) Key Input control register 009FH (Prohibit RMW) 009FH (Prohibit RMW) 009FH 0 (Prohibit RMW) 0 (Prohibit RMW) 0 (Prohibit RMW) 0 (Prohibit RMW) 0 (Prohibit RMW) 0 (Prohibit RMW) 0 (Prohibit RMW) 0 (Prohibit RMW) 0 (Prohibit RMW) 0 (Prohibit RMW) 0 (Prohibit RMW) 0 (Prohibit RMW) 0 (Prohibit RMW) 0 (Prohibit RMW) 0 (Prohibit RMW) 0 (Prohibit RMW) 0 (Prohibit RMW) 0 (Prohibit RMW) 0 (Prohibit RMW) 0 (Prohibit RMW) 0 (Prohibit RMW) 0 (Prohibit RMW) 0 (Prohibit RMW) 0 (Prohibit RMW) 0 (Prohibit RMW) 0 (Prohibit RMW) 0 (Prohibit RMW) 0 (Prohibit RMW) 0 (Prohibit RMW) 0 (Prohibit RMW) 0 (Prohibit RMW) 0 (Prohibit RMW) 0 (Prohibit RMW) 0 (Prohibit RMW)	KeyInput Enable setup register 009EH KI7EN KI6EN 009EH 0 0 (Prohibit RMW) KI7 input 0:Disable 1:Enable 0 0 Key Input control register 009FH KI7EDGE KI6EDGE VogeFH 0 0 Ki7 redge 0:Rising KI6 edge 0:Rising	KeyInput Enable setup register 009EH KI7EN KI6EN KI5EN 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0<	KeyInput Enable setup register 009EH (Prohibit RMW) KI7EN KI6EN KI5EN KI4EN 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0<	KeyInput Enable setup register 009EH (Prohibit RMW) KI7EN KI6EN KI5EN K44EN KI3EN V 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 <t< td=""><td>KeyInput Enable setup register 009EH (Prohibit RMW) KI7EN KI6EN KI5EN KI4EN KI3EN KI2EN V 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td><td>KeyInput Enable setup register009EHKI7ENKI6ENKI5ENKI4ENKI3ENKI2ENKI1EN(Prohibit register(Prohibit RMW)KI7 input 0.Disable 1:Enable00000000Key Input control register009FHKI7EDGEKI6EDGEKI5EDGEKI4EDGEKI3EDGEKI2EDGEKI1eDGEKey Input control register009FH0000000Ki7 edge 0:Rising0.0000000Ki7 edge 0:RisingKI6 edge 0:RisingKI5 edge 0:RisingKI4 edgeKI3 edge 0:RisingKI2 edgeKI1 edge 0:Rising</td></t<>	KeyInput Enable setup register 009EH (Prohibit RMW) KI7EN KI6EN KI5EN KI4EN KI3EN KI2EN V 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	KeyInput Enable setup register009EHKI7ENKI6ENKI5ENKI4ENKI3ENKI2ENKI1EN(Prohibit register(Prohibit RMW)KI7 input 0.Disable 1:Enable00000000Key Input control register009FHKI7EDGEKI6EDGEKI5EDGEKI4EDGEKI3EDGEKI2EDGEKI1eDGEKey Input control register009FH0000000Ki7 edge 0:Rising0.0000000Ki7 edge 0:RisingKI6 edge 0:RisingKI5 edge 0:RisingKI4 edgeKI3 edge 0:RisingKI2 edgeKI1 edge 0:Rising

6.	Points	s of Note a	and Restriction	ons	
	(1) Not	tation			
				-	as follows register symbol <bit symbol=""> TA0RUN of register TA01RUN).</bit>
			write instruction		
	i		tion in which the location in one i		ads data from memory and writes the data to the
		Example 1:			JN) Set bit 3 of TA01RUN.
		Example 2:	INC 1	, (100H)	. Increment the data at 100H.
		 Examples 	s of read-modify-	write insti	ructions on the TLCS-900
		Exchange in	nstruction		
		EX	(mem), R		
		Arithmetic	operations		\overline{O}
		ADD	(mem), R/#	ADC	(mem), R/#
		SUB	(mem), R/#	SBC	(mem), R/#
		INC	#3, (mem)	DEC	#3, (mem)
		Logic opera AND XOR	tions (mem), R/# (mem), R/#	OR	(mem), R/#
		Bit manipu	lation operations		\sim
		STCF	#3/A, (mem)	RES	#3, (mem)
		SET	#3, (mem)	CHG	#3, (mem)
		TSET	#3, (mem)	G	
				$\langle (\mathcal{O} \rangle$	/ 5
			shift operations	//	
		RLC	(mem)	RRC	(mem)
	4	RL	(mem)	RR	(mem)
		SLA	(mem)	SRA	(mem)
	(SLL	(mem)	SRL	(mem)
	((fc, fs, fFPH, fS	(mem) ys and one state	RRD	(mem)

The clock frequency input on X1 and 2 is called for the clock selected by PLLCR0<FCSEL> is called fc.

The clock selected by SYSCR1<SYSCK> is called fFPH. The clock frequency give by fFPH divided by 2 is called fSYS.

One cycle of fSYS is referred to as one state.

(2) Points of note

a. AM0 and AM1 pins

This pin is connected to the V_{CC} or the VSS pin. Do not alter the level when the pin is active.

b. Reserved address areas

Since the 16 byte area of FFFFF0H \sim FFFFFFH is reserved as internal area, use of it is impossible. Moreover, when using an emulator, since it is used for control of an emulator, 64K bytes with arbitrary 16M byte area of use cannot be performed.

c. Warm-up counter

The warm-up counter operates when STOP mode is released, even if the system is using an external oscillator. As a result a time equivalent to the warm-up time elapses between input of the release request and output of the system clock.

d. Watchdog timer

The watchdog timer starts operation immediately after a reset is released. When the watchdog timer is not to be used, disable it.

e. AD converter

The string resistor between the VREFH and VREFL pins can be cut by a program so as to reduce power consumption. When STOP mode is used, disable the resistor using the program before the HALT instruction is executed.

f. CPU (Micro DMA)

Only the "LDC cr, r" and "LDC r, cr" instructions can be used to access the control registers in the CPU (e.g., the transfer source address register (DMASn)).

g. Undefined SFR

The value of an undefined bit in an SFR is undefined when read.

h. POP SR instruction

Please execute the POP SR instruction during DI condition.

i. Interrupt

When you use interruption, be sure to set "1" as the bit 7 of a SIMC register.

7. Package Dimensions

Package Name: P-LQFP144-1616-0.40C

