

# **SiC MOSFET (TOLL Package) Half-bridge Board**

# **Design Guide**

**RD262-DGUIDE-01**

---

**Toshiba Electronic Devices & Storage Corporation**

**Table of Contents**


<b>1. Introduction .....</b>	<b>3</b>
<b>2. Board Specifications .....</b>	<b>4</b>
<b>3. Main Components .....</b>	<b>5</b>
3.1. SiC MOSFET TW027U65C .....	5
3.2. SiC MOSFET TW048U65C .....	6
<b>4. Circuit Design .....</b>	<b>7</b>
4.1. Gate Drive Circuit .....	7
4.2. Miller Clamp Circuit .....	7
4.3. Current Waveform Measurement Circuit .....	8
4.4. Waveform Measurement Circuits.....	8
4.5. Board Temperature Measurement Circuit.....	9

# 1. Introduction

This design guide describes the design overview of each circuit block of the SiC MOSFET (TOLL package) Half-bridge Board (hereafter referred to as “this design”).

This design is a half-bridge board equipped with two SiC MOSFETs. Two types of boards were developed, each mounting 650V SiC MOSFETs. As shown in Figure. 1.1, this design can be connected to the Power Daughter Card Interface (board socket) of the Half-Bridge Motherboard of the SpeedVal Kit™ provided by Wolfspeed. By inserting this design into the Half-Bridge Motherboard, evaluation of our latest SiC MOSFETs can be performed conveniently. In this design, characteristic evaluation was conducted using a boost DC-DC converter configuration assuming PFC applications.


In this design, the same device is mounted on both the high-side and low-side positions for each of the [TW027U65C](#) and [TW048U65C](#) boards. By replacing the board, SiC MOSFETs with different specifications can be evaluated under the same evaluation conditions.



**Fig. 1.1 Example of Usage of This Design**

### 2. Board Specifications

The appearance of this design is shown in Fig. 2.1, and the board specifications are listed in Table 2.1. The area highlighted by the red frame indicates the card edge, which can be connected to the Power Daughter Card Interface (board socket) of the SpeedVal Kit™ Half-Bridge Motherboard.



**Fig. 2.1 External View of This Design**

External dimensions: 110 × 65 × 30mm  
(including rear-side heat sink)

**Table 2.1 Board Specifications**

<b>Board Name</b>	TW027U65C-Mounted Board	TW048U65C-Mounted Board
<b>Mounted Device</b>	TW027U65C	TW048U65C
<b>Substrate Structure</b>	FR-4, 4-Layers (through-hole via), t1.6mm Cu Thickness 155µm (outer layers), 140µm (inner layers)	
<b>Functions</b>	Miller Clamp (High-side / Low-side) Thermistor for Board Temperature Measurement	

### 3. Main Components

This chapter describes the components used in this design.


In this design, two types of half-bridge boards are developed, one populated with two TW027U65C devices and the other populated with two TW048U65C devices. On each half-bridge board, the same device is mounted on both the high-side and low-side positions.

#### 3.1. SiC MOSFET TW027U65C

The 650V-rated SiC MOSFET [TW027U65C](#) is used as the switching device of the half-bridge board. The main features of the TW027U65C are as follows:

- Chip design of 3rd generation (Built-in SiC schottky barrier diode)
- Low diode forward voltage:  $V_{DSF} = -1.35V$  (typ.)
- High voltage:  $V_{DSS} = 650V$
- Low drain-source on-resistance:  $R_{DS(ON)} = 27m\Omega$  (typ.)
- Less susceptible to malfunction due to high threshold voltage:  $V_{th} = 3.0$  to  $5.0V$  ( $V_{DS} = 10V, I_D = 3mA$ )
- Recommended gate - source drive voltage:  $V_{GS,on} = 18V, V_{GS,off} = 0V$
- Enhancement mode

#### Appearance and Terminal Layout




**Fig. 3.1 Appearance and Terminal Layout of TW027U65C**

### 3.2. SiC MOSFET TW048U65C

The 650V-rated SiC MOSFET [TW048U65C](#) is used as the switching device of the half-bridge board. The main features of the TW048U65C are as follows:

- Chip design of 3rd generation (Built-in SiC schottky barrier diode)
- Low diode forward voltage:  $V_{DSF} = -1.35V$  (typ.)
- High voltage:  $V_{DSS} = 650V$
- Low drain-source on-resistance:  $R_{DS(ON)} = 48m\Omega$  (typ.)
- Less susceptible to malfunction due to high threshold voltage:  $V_{th} = 3.0$  to  $5.0V$  ( $V_{DS} = 10V, I_D = 1.6mA$ )
- Recommended gate - source drive voltage:  $V_{GS,on} = 18V, V_{GS,off} = 0V$
- Enhancement mode

#### Appearance and Terminal Layout



**Fig. 3.2 Appearance and Terminal Layout of TW048U65C**


## 4. Circuit Design

This chapter describes the points of circuit design of this design.

### 4.1. Gate Drive Circuit

Fig. 4.1 shows the gate drive circuit for the low-side SiC MOSFET (Q1).

The design of the gate drive circuit affects both power supply efficiency and EMI noise. In general, there is a trade-off between efficiency and EMI, so a balanced design approach is required. To tune EMI, adjust the value of the gate series resistor R1 and verify the results. The MOSFET turn-on speed is determined by R1. During turn-on, diode D1 bypasses R4, therefore R4 does not affect the turn-on speed. The turn-off speed is determined by the equivalent resistance of R1 in parallel with R4. To change only the turn-on speed, adjust R1. To change only the turn-off speed, adjust R4. Note that increasing gate resistance slows the MOSFET switching speed and may reduce power supply efficiency. In this design, R1 is populated with 4.7 Ω, while D1 and R4 are not populated. If independent adjustment of turn-on and turn-off is required, populate D1 and R4 and tune the resistor values while monitoring the actual waveforms.



**Fig. 4.1 Gate Drive Circuit (Q1)**


### 4.2. Miller Clamp Circuit

Fig. 4.2 shows the Miller clamp circuit for the low-side SiC MOSFET (Q1).

The Miller clamp circuit is used to prevent false turn-on (self turn-on) of the gate caused by the Miller capacitance. When Q1 in the half-bridge is in the off state, turning on the Miller-clamp MOSFET (Q3) prevents the current flowing through the Miller capacitance from flowing into the gate resistor of Q1. This suppresses a rise in the gate voltage and helps prevent self turn-on. When using a gate driver that supports the Miller clamp function, the Miller clamp function can be enabled by populating the components in the dotted-line area in Fig. 4.2.

Although not described in this guide, an application note that "[MOSFET Self-Turn-On Phenomenon](#)" is available. Please refer to it.

In this design, the Miller clamp function is not populated. If the gate driver you use includes an internal MOSFET for Miller clamping, use a 0Ω jumper for R29. If it does not include an internal MOSFET, the Miller clamp function can be implemented by adding MOSFET Q3. As an example, when using MOSFET Q3, use 10kΩ for R22 and a 0Ω jumper for R31.




**Fig. 4.2 Miller Clamp Circuit**

### 4.3. Current Waveform Measurement Circuit

Fig. 4.3 shows the current waveform measurement circuit.

By placing a shunt resistor R3 on the source side of the low-side MOSFET (Q1) and installing an MMCX jack (Note 1) connector at J3 for waveform observation, the current waveform can be measured. The filter circuit configuration can be adjusted depending on the operating environment. When measuring efficiency, it is recommended to jumper R3 with a 0Ω resistor to reduce power loss.



**Fig. 4.3 Current Waveform Measurement Circuit**


(Note 1) MMCX : Micro-miniature Coaxial Connector

### 4.4. Waveform Measurement Circuits

In this design, connectors are provided to enable measurement of gate signals and the half-bridge midpoint (VSW) voltage.


As shown in Fig. 4.4, use J4 (MMCX jack) for waveform measurement of the high-side MOSFET (Q2). For waveform measurement of the low-side MOSFET (Q1), use J5 (MMCX jack) in the same manner.

When measuring the waveform of the high-side MOSFET (Q2), note that the reference point differs from other measurement points. Therefore, use an appropriate probe and measurement setup.



**Fig. 4.4 Gate Signal Measurement Circuit**


To measure the half-bridge midpoint (VSW) at the source side of the high-side MOSFET (Q2) and the drain side of the low-side MOSFET (Q1), use J2 (BNC jack) as shown in Fig. 4.5.



**Fig. 4.5 Half-Bridge Midpoint (VSW) Measurement Circuit**

**4.5. Board Temperature Measurement Circuit**

As shown in Fig. 4.6, a thermistor (R21) is used to measure the on-board temperature around the SiC MOSFET in this design. Since it is directly connected to the card edge, the temperature can be monitored at the half-bridge board connection interface.



**Fig. 4.6 Board Temperature Measurement Circuit**

- SpeedVal Kit™ is a registered trademark or trademark of Wolfspeed, Inc. or its subsidiaries in the United States and other countries.
- Other company names, product names, and service names may be trademarks of their respective companies.

## Terms of Use

This terms of use is made between Toshiba Electronic Devices and Storage Corporation ("We") and Customer who downloads or uses this Reference Design. Customer shall comply with this terms of use. This Reference Design means all documents and data in order to design electronics applications on which our semiconductor device is embedded.

### **Section 1. Restrictions on usage**

1. This Reference Design is provided solely as reference data for designing electronics applications. Customer shall not use this Reference Design for any other purpose, including without limitation, verification of reliability.
2. Customer shall not use this Reference Design for sale, lease or other transfer.
3. Customer shall not use this Reference Design for evaluation in high or low temperature, high humidity, or high electromagnetic environments.
4. This Reference Design shall not be used for or incorporated into any product or system whose manufacture, use, or sale is prohibited under any applicable laws or regulations.

### **Section 2. Limitations**

1. We reserve the right to make changes to this Reference Design without notice.
2. This Reference Design should be treated as a reference only. WE ARE NOT RESPONSIBLE FOR ANY INCORRECT OR INCOMPLETE DATA AND INFORMATION.
3. Semiconductor devices can malfunction or fail. When designing electronics applications by referring to this Reference Design, Customer is responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of semiconductor devices could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Customer must also refer to and comply with the latest versions of all relevant our information, including without limitation, specifications, data sheets and application notes for semiconductor devices, as well as the precautions and conditions set forth in the "Semiconductor Reliability Handbook".
4. Designing electronics applications by referring to this Reference Design, Customer must evaluate the whole system sufficiently. Customer is solely responsible for applying this Reference Design to Customer's own product design or applications. WE ASSUME NO LIABILITY FOR CUSTOMER'S PRODUCT DESIGN OR APPLICATIONS.
5. WE SHALL NOT BE RESPONSIBLE FOR ANY INFRINGEMENT OF PATENTS OR ANY OTHER INTELLECTUAL PROPERTY RIGHTS OF THIRD PARTIES THAT MAY RESULT FROM THE USE OF THIS REFERENCE DESIGN. NO LICENSE TO ANY INTELLECTUAL PROPERTY RIGHT IS GRANTED BY THIS TERMS OF USE, WHETHER EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE.
6. THIS REFERENCE DESIGN IS PROVIDED "AS IS". WE (a) ASSUME NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (b) DISCLAIM ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO THIS REFERENCE DESIGN, INCLUDING WITHOUT LIMITATION, WARRANTIES OR CONDITIONS OF FUNCTION AND WORKING, WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.

### **Section 3. Terms and Termination**

It is assumed that Customer agrees to any and all this terms of use if Customer downloads or uses this Reference Design. We may, at its sole and exclusive discretion, change, alter, modify, add, and/or remove any part of this terms of use at any time without any prior notice. We may terminate this terms of use at any time and without any cause. Upon termination of this terms of use, Customer shall eliminate this Reference Design. Furthermore, upon our request, Customer shall submit to us a written confirmation to prove elimination of this Reference Design.

### **Section 4. Export Control**

Customer shall not use or otherwise make available this Reference Design for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). This Reference Design may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Act and the U.S. Export Administration Regulations. Export and re-export of this Reference Design is strictly prohibited except in compliance with all applicable export laws and regulations.

### **Section 5. Governing Laws**

This terms of use shall be governed and construed by laws of Japan, without reference to conflict of law principle.

### **Section 6. Jurisdiction**

Unless otherwise specified, Tokyo District Court in Tokyo, Japan shall be exclusively the court of first jurisdiction for all disputes under this terms of use.