**Bi-CMOS Linear Integrated Circuit Silicon Monolithic** 

# TB9M001FTG

Automotive IC for DC motors with integrated microcontroller.

## 1. Description

The TB9M001FTG is an integrated IC with a microcontroller unit (MCU) for automotive applications, which incorporates an Arm<sup>®</sup> Cortex<sup>®</sup>-M0 Processor, a relay driver, and a LIN transceiver. This IC features a power supply system that operates at vehicle battery voltage levels, making it suitable for DC motor applications using external relays. It also includes large-capacity code flash and data flash memory, allowing it to function as a LIN-controlled secondary device. The TB9M001FTG can be configured to transition to Standby mode in the idle state to reduce power consumption.



weight: 0.13 g (typ.)

## 2. Applications

For automotive (electric sunroof, electric wiper, power window, power seat) LIN-controlled secondary device applications.

## 3. Features

- Integrated MCU, relay drivers, and automotive power supply system enable downsizing of the system
- Built-in LIN transceiver

Do not design your products or systems based on the information on this document. Please contact your Toshiba sales representative for updated information before designing your products.

\* Arm and Cortex are registered trademarks of Arm Limited (or its subsidiary) in the US and/or elsewhere.



## 4. Functions

- Arm<sup>®</sup> Cortex<sup>®</sup>-M0 Processor
  - SerialWireDebugSupport
  - 32ch Interrupt Controller
  - 1 cycle multiplier
    - Up to 40MHz clock frequency
- 12KBytes ROM (BootLoader, Flash API) (incECCSEC/DED)
- 192KBytes Code Flash (incECCSEC/DED)
- 16KBytes Data Flash (incECCSEC/DED)
- 32-bit Compare timers (DTIMER)
- 28-bit Capture timer (8 inputs, 6 measurement)
- WATCHDOG
- Power saving modes (CPU Sleep, Standby, CWU)
- 4 Legacy PWM Generator
- 14 General-purpose I/O Ports (GPIO)
- 10-bit A/D Converter (GADC) with 13 analog inputs (ADIN0-7、SWIN0-4)
   + internal temperature, VB, VCC
- 4 Low Side Drivers (LSD0-3)
- High Side Drivers (HSD0, HSD1)
- 9 High Voltage Input (SWIN0-4 + HPIN0-3)
- LDOs (LDO5V, LDO15V)
- Power On Reset (POR5V, PORL)
- 2 on-chip OSCs (IOSCH, IOSCL)
- External OSC
- PLL
- LIN ISO17987/SAEJ2602 transceiver + controller
- 2 full duplex serial interfaces (UART1, UART2), UART1 with LIN support
- SPI-I/F
- Thermal Shutdown (TSD)
- Package P-VQFN48-0707-0.50
- Single power supply from 6.0V to 18V
- Temperature Range Tj: -40 up to 150°C
- Green package (RoHS compliant)
- AEC-Q100 grade 1 Qualified

# Preliminary

## 5. Block Diagram



Figure 5.1 Block Diagram

# Preliminary

## 6. Pin Assignments

(Top view)



Figure 6.1 Pin Assignment Diagram



# 7. Pin Description

 Table 7.1
 Pin Description

Pin No.	Pin Name	I/O	Description
1	HVIA0/SWIN0	Ι	High-voltage logic input/switch input
2	HVIA1/SWIN1	Ι	High-voltage logic input/switch input
3	LIN	I/O	LIN communication pin
4	LINGND	-	LIN ground
5	HVIA2/SWIN2	I	High-voltage logic input/switch input
6	HVIA3/SWIN3	Ι	High-voltage logic input/switch input
7	HVIA4/SWIN4	Ι	High-voltage logic input/switch input
8	GNDP	-	Ground (for LSD)
9	OUTL0	0	Low-side driver output
10	OUTL1	0	Low-side driver output
11	OUTL2	0	Low-side driver output
12	OUTL3	0	Low-side driver output
13	HVIB0/HPIN0	I	High-voltage logic input/hall sensor input
14	HVIB1/HPIN1	I	High-voltage logic input/hall sensor input
15	HVIB2/HPIN2	Ι	High-voltage logic input/hall sensor input
16	HVIB3/HPIN3	Ι	High-voltage logic input/hall sensor input
17	TEST	Ι	Test mode select
18	ADIN3/TSEN	Ι	ADC input/temperature monitor
19	GPIO_4/ADIN4	I/O	General-purpose I/O port
20	GPIO_5/ADIN5	I/O	General-purpose I/O port
21	GPIO_6/CSN/ADIN6/UART_Rxd/PWM_x	I/O	General-purpose I/O port
22	GPIO_7/SDO/ADIN7/UART_Txd/PWM_x	I/O	General-purpose I/O port
23	GPIO_9/SDI/UART_Txd	I/O	General-purpose I/O port
24	GPIO_8/SCLK/UART_Rxd	I/O	General-purpose I/O port
25	GPIO_0/PWM_x	I/O	General-purpose I/O port
26	GPIO_1/PWM_x/CSN	I/O	General-purpose I/O port
27	GPIO_2/PWM_x/UART_Rxd	I/O	General-purpose I/O port
28	GPIO_3/PWM_x/UART_Txd	I/O	General-purpose I/O port
29	GPIO_12/SWDIO/FDL-RX/SDI	I/O	General-purpose I/O port
30	GPIO_13/SWCLK/FDL-TX/CSN	I/O	General-purpose I/O port
31	GPIO_10/UART_Rxd/IGIN0/SDI	I/O	General-purpose I/O port
32	GPIO_11/UART_Txd/IGIN1/SDO	I/O	General-purpose I/O port
33	XIN		External oscillator connection
34	XOUT	0	External oscillator connection
35	MD0		Mode selects
36	MD1	I	Mode selects
37	VDD	-	1.5-volt regulator output
38	GND	-	Ground
39	RSTn	I/O	Reset I/O
40	ADIN1		ADC input
41	ADIN2		ADC input
42	OUTH1(VCC)	0	High-side driver output (VCC)
43	VCC	-	5-volt regulator output
44	VAREF		ADC reference voltage input
45	GNDA	-	Ground
46	ADINO	I	ADC input
47	VB	-	Battery input
48	OUTH0(VB)	0	High-side driver output (VCC)
-	EP	-	Exposed pad to be connected to GND
-	Corner pin	-	Corner pin to be connected to GND

# Preliminary

# 8. I/O Equivalent Circuits





# 9. Functional Description

## 9.1. CPU

- This product contains a high-performance, low-power 32-bit (Arm<sup>®</sup> Cortex<sup>®</sup>-M0 processor).
- This section provides information specific to the product.

### 9.1.1. Overview

### 9.1.2. Arm<sup>®</sup> Cortex<sup>®</sup>-M0 Processor

- The revision of the Arm<sup>®</sup> Cortex<sup>®</sup>-M0 Processor incorporated in this product is as follows.
- For details on the CPU core and its architecture, see the documentation set for the Arm<sup>®</sup> Cortex<sup>®</sup>-M0 Processor, which is available at:

http://infocenter.arm.com/help/index.jsp Armv6-M Architecture Reference Manual Issue. Cortex-M0 Devices Generic User Guide Issue. Cortex-M0 Technical Reference Manual Issue.

Arm processor name	Core Vision
Arm <sup>®</sup> Cortex <sup>®</sup> -M0 Processor	r0p0-03

### 9.1.3. Configurable Options

- The Arm<sup>®</sup> Cortex<sup>®</sup>-M0 Processor allows selection of whether to implement some of the functional blocks.
- The following table shows the Arm<sup>®</sup> Cortex<sup>®</sup>-M0 Processor implementation in this product.

Configurable Option	Implementation
Number of interrupts	32
Endianness	Little-endian
SysTick timer	Implemented
Number of watchpoint comparators	2
Number of breakpoint comparators	4
Halt Debug	Implemented
WIC	None
Debug port	Serial wire
Multiplier	High-speed

• The Arm<sup>®</sup> Cortex<sup>®</sup>-M0 Processor incorporates a system timer called SysTick, which can generate a SysTick exception.

### 9.1.4. External Signals

The Arm<sup>®</sup> Cortex<sup>®</sup>-M0 Processor provides supports a two-wire Serial Wire Debug (SWD) interface for debugging.

### 9.1.5. Module Organization

This product incorporates a 32-bit Arm RISC Arm<sup>®</sup> Cortex<sup>®</sup>-M0 Processor CPU.

### 9.2. LINPHY

- Single responder-only LIN Phy channel
- Compliant with the ISO 17987-4, ISO 17987-7 12 V electrical physical layer (EPL), and SAE J2602 standards
- Withstands an ESD of ±6 kV (IEC 61000-4-2:2008, contact discharge, 150 pF, 330 Ω)
- Output slope control to reduce conducted EMI noise
- Programmable slew rate (Low Slope mode<10kbps>, Normal Slope mode<20kbps>, Fast Baud Rate mode<250kbps>) The values enclosed in < > indicate approximate baud rates.
- The figures enclosed between parentheses above are estimated baud rates.
- Output driver with a current limiter
- Thermal shutdown (TSD) circuit in the vicinity of the output driver
- A circuit that detects a wake-up request pulse from the LIN bus and notifies a system controller, PMU, etc. of the wake-up request
- Maximum pulse width of a wake-up request: 150 µs as specified by the LIN Specification The system controller, PMU, and other components perform the wake-up process upon receiving this notification, transition from low-power mode to Active mode, and issue an interrupt request to the CPU.



9.2.1 LINPHY Block Diagram

## 9.3. LINCNT/UART1

- Compliant with ISO 17987:2016 LIN standard
- Dedicated for responder use for LIN
- BREAK field detection function
  - Configurable BREAK width detection (9.5Tbit/10.5Tbit for fixed baud rate mode, 10Tbit/11Tbit for auto baud rate mode)
- Baud rate adjustment functions (selectable from two modes)
  - Fixed baud rate mode
  - Auto baud rate mode using Sync field
  - Baud rate change function
- Wake-up functions
  - Wake-up transmission function
  - Wake-up reception function (measures RXD low duration)
- Built-in checksum calculation accelerator for transmit/receive support
- LIN bus idle time detection function
- Dominant timeout function
- Programmable response space interval (0 to 7 Tbits)
- Programmable inter-byte space interval (0 to 3 Tbits)
  - Configurable number of data bytes in response field (1 to 8 bytes)
- Timer functions
  - RXD low duration measurement
  - Frame timeout function
  - TXD low duration measurement
  - RXD high duration measurement
- Interrupt functions
  - Receive interrupt
    - LIN break field receive interrupt
    - LIN sync field receive interrupt
    - LIN receive-complete interrupt
  - Transmit interrupt
    - LIN transmit-complete interrupt
  - Status interrupt
    - LIN framing error interrupt
    - LIN RXD low-period interrupt
    - LIN frame timeout interrupt
    - LIN sync field error interrupt
    - LIN bit error interrupt
    - LIN TXD low-period timeout interrupt
    - LIN bus high-period timeout interrupt



Figure 9.3.1 LINCNT/UART1 Block Diagram

### 9.4. SPI

### 9.4.1. External Signals

The external connection is made via GPIO.



Figure 9.4.1 SPI Block Diagram

# Preliminary

### 9.5. GPIO

- This product provides 14 general-purpose I/O (GPIO) ports.
  - All the GPIO ports can be configured with pull-up or pull-down
  - Two GPIO ports can be used as a source of wake-up from the Standby mode.
  - These wake-up ports can be programmed to generate an interrupt.
- Four GPIO ports accept analog inputs.
- Several GPIO ports can be configured as UART or SPI ports.
- Six GPIO ports can be configured as PWM outputs.
- Six GPIO ports can be configured as capture trigger inputs for the CAPT.
- Two GPIO ports can be configured to accept wake-up or interrupt inputs.
- Several GPIO ports can be configured as debug ports of the SWD.



Figure 9.5.1 GPIO Block Diagram

Preliminary

### 9.6. 10bit Analog Digital Converter (GADC)

- This product provides a 10-bit successive-approximation analog-digital converter (GADC).
- The GADC is capable of measuring 24 analog inputs.
- It supports 12 measurement channels.
- Of these channels, four channels allow the upper and lower limit thresholds to be programmed and can be configured to generate an interrupt when the measurement result is outside the programmed range.
- The GADC provides three measurement modes:
  - Command trigger Single mode: The GADC starts by command trigger via a register writing, stops after performing a sequence of measurements as programmed.
  - Command trigger Cyclic mode: The GADC starts by command trigger via a register writing, repeats a sequence of the programmed measurements.
  - Timer trigger Cyclic mode: The GADC starts by trigger via a timer (TIMER2), repeats a sequence of the programmed measurements.
    - \* TIMER1 cannot be used as a trigger for ADC measurement.
- The GADC can be configured to generate an interrupt upon completion of measurement.
- For the input from ADIN0, the direct path (x1) or the divided path (x0.45) can be selected.
- Each ADINx pin has a 500kΩ (Min) resistor to GND for division as shown in the Figure 8.1 I/O Equivalent Circuits. (This resistor is not disconnected when x1 is selected.)



Figure 9.6.1 GADC Block Diagram

# Preliminary

### 9.7. Low Side Drivers (LSD)

- The LSD module incorporates four channels of low-side drivers for relays.
- Each channel provides overcurrent detection. The output of a channel with an overcurrent condition is shut down.
- Each channel incorporates an active clamp circuit to suppress a rise in voltage when its output is shut down.
- All the LSD channels can be configured for register or PWM control.



Figure 9.7.1 LSD Block Diagram

# Preliminary

### 9.8. High Side Drivers (HSD)

- This product incorporates two channels of high-side drivers: HSD\_VB and HD\_VCC. HSD\_VB (Channel 0) is powered from VB (12 V) whereas HSD\_VCC (Channel 1) is powered from VCC (5 V).
- Both the HSD channels provide overcurrent detection.
- Both the HSD channels can be configured for register or PWM control.



Figure 9.8.1 HSD Block Diagram



### 9.9. High Voltage Inputs (HVIF)

- Five switch inputs
- Four Hall sensor inputs
- Noise reduction using digital noise filters
  - Four types of settings for a group of five switch inputs
  - Four types of settings for a group of four Hall sensor inputs
- Since SWIN0-SWIN4 and HPIN0 to HPIN3 are high-voltage inputs powered from VB, they incorporate a pull-down resistor and a clamp circuit for internal circuit protection.



Figure 9.9.1 High Voltage Inputs Block

Preliminary

## 9.10. Memory Map

Memory reagion	Address range	e Module		Useage	
Vendor-specific	0xFFFF_FFFF			ROM Table	0xE00F_FFF
				Reserved	0xE001_1000
				Reserved	0xE004_2000
	0xE010_0000		and the second sec	Reserved	0xE004_1000
Private	0xE00F_FFFF				
peripheral bus		CPU Registers		Reserved	0xE003_FFF 0xE000_F00
	Second State of the State of State	(1 MBytes)		System Control Space	0xE000 E00
	0xE000_0000			Reserved	0xE000 300
External RAM &	0xDFFF_FFFF		The second se	BPU	0xE000 200
External device				DWT	0xE000 1000
				Reserved	0xE000_000
	0x6000_0000				
Peripheral	0x5FFF_FFFF				
	0x400F_FFFF	Special Function Registers			
	0x4000 0000	(1 MBytes)			
SRAM	0x3FFF_FFFF				
	0x3000_3FFF		-		
		Data Flash			
	0x3000_0000	(16 KBytes)			
	0x2000_3FFF		_		
	0.2000_0111	RAM			
	0x2000_0000	(16 KBytes)			0x1000_2FFI
Code	0x1FFF_FFFF			BootLoader/FlashAPI Area	
Code					
		5 15614		(12 KBytes)	
	0x1000_2FFF	BootROM (12 KB)tea)		(12 KBytes)	0x1000_0000
		BootROM (12 KBytes)		(12 KBytes)	0x1000_0000
	0x1000_2FFF 0x1000_0000	(12 KBytes)			0x1000_0000
	0x1000_2FFF			(12 KBytes) Program Area (192 KBytes)	

図 9.10.1 Memory Map (Normal and Debug Modes)

Memory reagion	Address rang	e Module		Useage	
Vendor-specific	0xFFFF_FFFF		1 /1	ROM Table	
vender opeenie	a data a data a			Reserved	0xE00F_F00 0xE004 200
			a second second	Reserved	0xE004_200
	0xE010_0000			Reserved	0xE004_100
Private	0xE00F_FFFF				_ 0XE004_000
peripheral bus	20427	CPU Registers	and the second	Reserved	0xE003_FFF 0xE000_F00
		(1 MBytes)	1 (1) (1) (1) (1)	System Control Space	0xE000 E00
	0xE000_0000	445 82 15		Reserved	0xE000 300
External RAM &	0xDFFF_FFFF		1 m.	BPU	0xE000 200
External device			in the second	DWT	0xE000 100
			and the second s	Reserved	0xE000 0000
	0x6000_0000				
Peripheral	0x5FFF_FFFF				
	0x400F_FFFF	Special Function Registers	1		
	0x4000_0000	(1 MBytes)			
SRAM	0x3FFF_FFFF				
	0x3000_3FFF	Data Flash	1		
	0x3000_0000	(16 KBytes)			
	0x2000_3FFF	RAM	5		
	0x2000 0000	(16 KBytes)			0x1000 2FF
Code	0x1FFF_FFFF			BootLoader/FlashAPI Area (Mirror)	
	0x1000_2FFF	BootROM(Mirror)	- ****	(12 KBytes)	0x1000 0000
					000000000000000000000000000000000000000
	0x1000_0000	(12 KBytes)			
	0x1000_0000 0x0012_FFFF	Code Flash(Mirror)		Program Area	
				Program Area (192 KBytes)	
	0x0012_FFFF	Code Flash(Mirror)			0x0012_FFF
	0x0012_FFFF	Code Flash(Mirror)		(192 KBytes)	0x0012_FFF
	0x0012_FFFF 0x0010_0000	Code Flash(Mirror) (192 KBytes)			0x0012_FFF

### 図 9.10.2 Memory Map (Flash Download Mode)

## **10. Electrical Characteristics**

### 10.1. Absolute Maximum Ratings

Table 10.1 Absolute Maximum Ratings

Characteristic	Symbol	Pin	Test Conditions	Rating	Unit
Supply voltage 1	VB1	VB		-0.3 to 40	V
Supply voltage 2	VVCC	VCC		-0.3 to 6.0	V
Supply voltage 3	VVDD	VDD		-0.3 to 2.1	V
Pin-to-pin voltage	VGND	See test conditio ns	LINGND, GNDP, GND, GNDA	-0.3 to 0.3	V
Input voltage 1	VLIN	LIN	When VB1 = 6 to 18 V	-27 to 40	V
Input voltage 2	VIN2	See test conditio ns	HVIA0 to HVIA4 HVIB0 to HVIB3, ADIN0	-0.3 to VB1+0.3 (Max 40V)	v
Input voltage 3	VIN3	See test conditio ns	GPIO_0 to GPIO_13, MD0, MD1, ADIN1 to ADIN3, VAREF, RSTn, XIN	-0.3 to VVCC+0.3 (Max 6V)	V
Output voltage 1	VOUT1	LIN	When VB1 = 6 to 18 V	-27 to 40	V
Output voltage 2	VOUT2	OUTH0		-0.3 to VB1+0.3 (Max 40V)	V
Output voltage 3	VOUT3	See test conditio ns	GPIO_0 to GPIO_13, RSTn, OUTH1, XOUT	-0.3 to VVCC+0.3 (Max 6V)	V
Input current 1	IIN1	See test conditio ns	OUTL0 to OUTL3	0 to 0.8	А
Operating temperature	Та	_	_	-40 to 90	°C
Storage temperature	Tstg	_	—	-55 to 150	°C

Note:

None of the absolute maximum ratings must be exceeded even instantaneously. Exposure to stress exceeding absolute maximum ratings might cause permanent destruction or degradation of an IC and adversely affect other components. Ensure that none of the absolute maximum ratings is exceeded under any operating conditions.

At above  $\pm 18$  V, there is a limit to the period during which this product may be exposed to such conditions:  $\leq 90$  minutes at 18 to 28 V and  $\leq 400$ ms at 28 to 40 V

### 10.2. Operating Ranges

Table	10.2	<b>Operating Ranges</b>	
IGNIC		oporating ranges	

Characteristic	Symbol	Rating	Unit	Remarks
		18 to 27		The electrical characteristics are not satisfied.
Supply voltage	VB1	6 to 18	V	-
		4.8 to 6		The electrical characteristics are not satisfied.
Operating temperature	Topr	-40 to 90	°C	Ambient temperature, Ta
Operating temperature	Topr	-40 to 150		Junction temperature, Tj

### **10.3. Overall Electrical Characteristics**

#### Table 10.3.1 Electrical Characteristics

(VB=6 to 18 V, VCC=4.8 to 5.2 V, VDD=1.45 to 1.55 V, and Tj=-40 to 150°C unless otherwise noted)

Oh ana stanistis	O	Dia	Test Conditions		Values		
Characteristic	Symbol	Pin	Test Conditions	Min	Тур.	Max	Unit
Standby current 1 (Standby mode)	lstby1	-	VB=12.0 V, 25°C	-	-	20	μΑ
Standby current 2 (Standby mode) (Guaranteed by design)	lstby2	-	VB=13.5 V, Ta<50°C	-	-	50	μΑ
Standby current 1 (CWU mode)	lstby3	-	VB=12 V, 25°C Sleep state: 51ms, PWU state: Average current when the periodic wake-up cycle is programmed to be 125μs	-	-	80	μΑ

#### Reference information:

When VB=12V, normal temperature, EXOSC use, SYSCLK=40MHz, LIN, ADC only operating condition, no IC external loading, the current consumption (evaluated) is approximately 11mA. The current consumption varies depending on the usage conditions. For example, CPU loads and operating frequency.

### 10.4. 5-V/1.5-V Regulator (LDO5V/LDO15V)

#### Table 10.4.1 Electrical Characteristics

(VB=6 to 18 V, VCC=4.8 to 5.2 V, VDD=1.45 to 1.55 V, and Tj=-40 to 150°C unless otherwise noted)

		5.2 v, vDD-1.43 to 1.33 v, and 1j40 to 13					
Characteristic	Symbol	Pin	Test Conditions	Min	Тур.	Max	Unit
Output voltage	Vcc		lo =-10μA to -135mA (sum of the maximum VCC/VDD supply current inside TB9M001FTG and OUTH1 (65mA max))	4.8	5	5.2	V
Limit current 1	lcc_lim1		VCC ≥ (4.0V)	-850	-475	-250	mA
Limit current 2 (Note3)	lcc_lim2		VCC ≤ (3.0V)	-250	-115	-10	mA
Drop voltage (Guaranteed by design)	Vdrop		VB – VCC under the following conditions: VB = 4.5V and Io =-10μA to -135mA (sum of the maximum VCC/VDD supply current inside TB9M001FTG and OUTH1 (65mA max))	-	-	0.5	V
Under release voltage1(VCC)	Vccuvrel	(Note1)	VCC rising (UV_VCC)	4.20	-	4.75	V
Under detect voltage1(VCC)	Vccuvdet		VCC falling (UV_VCC)	4.00	-	4.35	V
Over detect/ release voltage (VCC)	Vccovdet			5.28	-	5.72	V
Under release voltage2 (VCC)	Vccporrel		VCC rising (POR5V)	3.22	3.60	3.98	V
Under detect voltage2 (VCC)	Vccpordet		VCC falling (POR5V)	3.07	3.45	3.83	V
Output voltage 2	Vdd		lo = -10μA to -60mA (maximum VDD supply current inside TB9M001FTG)	1.45	1.5	1.55	V
Under release voltage (VDD)	Vddporrel		VDD rising	1.35	-	1.45	V
Limit current	Idd_lim3	VDD		-250	-150	-70	mA
Under detect voltage (VDD)	Vddpordet	(Note2)	VDD falling	1.30	-	1.40	V
Over detect/ release voltage (VDD)	Vddovdet			1.55	-	1.65	V
Detection temperature (Specified by design)	tsd	-		150	170	190	°C
Release temperature (Guaranteed by design)	tsrel	-		135	-	175	°C

Note1: Connect a capacitor of 1.0µF or more as close as possible to the VCC pin.

Note2: Connect a capacitor of 2.2µF or more as close as possible to the VDD pin.

Fully evaluate electrical characteristics with a unit board in the usage environment to determine the values of external components.

Note3: The current limit at VCC in Standby/CWU mode is Current Limit 2.

## 10.5. Switch and Hall Sensor IC Inputs (High Voltage Inputs)

#### Table 10.5.1 Electrical Characteristics

(VB=6 to 18 V, VCC=4.8 to 5.2 V, VDD=1.45 to 1.55 V, and Tj=-40 to 150°C unless otherwise noted)

Characteristic	Symbol	Pin	Test Conditions		Values		Unit
Characteristic			Test conditions	Min	Тур.	Max	Unit
Input voltage range	Irange	SWINx, HPINx	Voltage at the opposite end of a $10k\Omega$ resistor connected to the input pin The comparator output shall not invert up to the High-level or Low-level threshold.	-1	-	18	v
High-level threshold	VIH	,	SWINx, HPINx = L→H Input resistor = 10kΩ	0.65 ×VCC	-	-	V
Low-level threshold	VIL		SWINx, HPINx = H→L Input resistor = 10kΩ	-	-	0.35 ×VCC	V
Input current 3	IIH	SWINx, HPINx	SWINx, HPINx = 0V	-100	-	1000	nA
Input NF	Tnf	SWINx, HPINx	Filter setting = 1.2μs	1.14	1.2	1.26	μS
Pull-down resistor	Rpd	SWINx, HPINx		500	-	-	kΩ

#### 10.6. Oscillator

#### Table 10.6.1 Electrical Characteristics

(VB=6 to 18 V, VCC=4.8 to 5.2 V, VDD=1.45 to 1.55 V, and Tj=-40 to 150°C unless otherwise noted)

Characteristic	Cumhal	Dia			Values		
Characteristic	Symbol	Pin	Test Conditions	Min	Тур.	Max	Unit
IOSCH Frequency (HFCLK)	Fhclk	-		19.0	20	21.0	MHz
IOSCL Frequency (LFCLK)	Flclk	-		27.2	32	36.8	kHz
External osc (Note1) Frequency	Exosc	,	Values of a usable external CERALOCK ceramic resonator or crystal	16	-	20	MHz

Note1:

Contact the manufacturer of external components for the matching with EXOSC.

Toshiba has tested the CSTNE16M0VH3C000R0 and CSTNE20M0VH3C000R0 and confirmed that they operate with the EXOSC properly.

The tolerance of external components should be  $\pm 0.2\%$  or less.

### 10.7. Reset Generator and Standby Time

#### Table 10.7.1 Electrical Characteristics

(VB=6 to 18 V, VCC=4.8 to 5.2 V, VDD=1.45 to 1.55 V, and Tj=-40 to 150°C unless otherwise noted)

Characteriatia	Cumhal	Dim	Test Conditions		Values		Unit
Characteristic	Symbol	Pin	Test Conditions	Min	Тур.	Max	Unit
Low-level output voltage	VOL	RSTn (output)	lo = +5mA	0	-	0.4	V
Analog NF	Tnf	RSTn (input)		10	20	40	μs
WATCHDOG reset time	Trst_wdt		Time from a WATCHDOG reset request to an internal reset release (except when the flash memory is busy)	-	70	-	μs
Boot standby time 1	trst1		ime from recovery from VCC Indervoltage 1 to a CPU reset release		-	8	ms
Boot standby time 2	trst2		ime from when a wake-up request is etected to when a CPU reset is released fter LDO15V stabilizes		-	2	ms
External oscillator settling time	Twait_exo sc	-	Time from when the oscillator is started by software to when it settles to a steady state (when the CSTNE16M0VH3C000R0, a 16-MHz CERALOCK ceramic resonator from Murata, is used)	-	-	1	ms
PLL settling time	Twait_pll	-		-	-	140	μS
Pull-up resistor	Rpu	RSTn	Between the VCC and RSTn pins	30	50	100	kΩ
RSTn input voltage	VIH	RSTn (input)		0.75 ×VCC	-	-	V
RSTn input voltage	VIL	RSTn (input)		-	-	0.25 ×VCC	V

#### 10.8. Data Flash

#### Table 10.8.1 Electrical Characteristics

(VB=6 to 18 V, VCC=4.8 to 5.2 V, VDD=1.45 to 1.55 V, and Tj=-40 to 150°C unless otherwise noted)

Characteristic	Currence al	Dia	Test Conditions		Values		l lucit
Characteristic	Symbol	Pin	Test Conditions	Min	Тур.	Max	Unit
Bus frequency (Note1)	FbusDT	I		I	-	42	MHz
Read frequency	FrdDT	-		-	-	10.5	MHz
Data retention time 1	Tret1DT	I	Tj=85°C, after 10,000 program/erase cycles	20	-		years
Data retention time 2	Tret2DT	-	Tj=85°C, after 100,000 program/erase cycles	5	-	-	years
Flash capacitance	-	-		-	16	-	KBytes
Data access size	DaccDT	-	Read	-	Word(32bit) /Half word(16bit) /Byte(8bit)	-	-
Erase block size	DdelDT	_		-	2	-	KBytes
Erase block time	TdelDT	-	One block (2 KBytes)	-	6.8	-	ms
Program block size	DwrDT	-		8	-	128	Bytes
Program block time	TwrDT	-	8 bytes (2 words, 64 bits)	-	2.4	-	ms

Note1: It is necessary to change the Flash read access wait settings according to the bus frequency.

#### 10.9. Program Flash

#### Table 10.9.1 Electrical Characteristics

(VB=6 to 18 V, VCC=4.8 to 5.2 V, VDD=1.45 to 1.55 V, and Tj=-40 to 150°C unless otherwise noted)

Oh ann a ta ria tia	0	0			Values		11
Characteristic	Symbol	Symbol Pin Test Conditions		Min	Тур.	Max	Unit
Bus frequency (Note1)	FbusCF	-		-	-	42	MHz
Read frequency	TrdCF	I				10.5	MHz
Data retention time 1	Tret1CF	-	Tj=85°C, after 1,000 program/erase cycles	20	-		years
Flash capacitance	-	I		-	192	-	KBytes
Data access size	DaccCF	-	Same as read/program	-	Word (32bit)	-	-
Erase time	Tdel	-	192 KBytes	-	200	-	ms
Program time	Twr	I		-	5	-	s
Erase block size	DdelCF	I		-	8	-	KBytes
Erase block time	TdelCF		One block (8 Kbytes)	-	6.8	-	ms
Program block size	DwrCF	I		-	128	-	Bytes
Program block time	TwrCF	-	32 Word	-	2.4	-	ms

Note1: It is necessary to change the Flash read access wait settings according to the bus frequency.

## 10.10. LIN

#### Table 10.10.1 Electrical Characteristics

(VB=6 to 18 V, VCC=4.8 to 5.2 V, VDD=1.45 to 1.55 V, and Tj=-40 to 150°C unless otherwise noted)

Characteristic	Cumple al	Dim	Test Canditions		Values		Unit
Characteristic	Symbol	Pin	Test Conditions	Min	Тур.	Max	Unit
Supply voltage range	Vvb	VB	ECU operating voltage range (Param 9)	8.0	-	18.0	V
Supply voltage range	Vsup	VB	Note : Param 10 of LIN configuration is defined 7.0V(min), IC requires 6.0V(min) on 5V regulator.	6.0	-	18.0	V
Supply voltage MAX Ratings	Vsup_non_ op	VB	Voltage range with in which the device is not destroyed. An optional time limit for the maximum value shall be at least 400ms. No guarantee of correct operation. (Param 11)	-0.3	-	40	V
BUS MAX Ratings	Vbus_max_ rating	LIN	Voltage range with in which the device is not destroyed. (Param 82) An optional time limit for the maximum value shall be at least 400ms. No guarantee of correct operation.	-27	-	40	V
Receiver threshold voltage, recessive to dominant edge	Vth_rec	LIN	Low Voltage: Recessive Input Threshold (SAE)	0.4	-	0.53	Vsup
Receiver threshold voltage, dominant to recessive edge	Vth_dom	LIN	High Voltage: Dominant Input Threshold (SAE)	0.47	-	0.6	Vsup
BUS current limitation	I <sub>BUS_LIM</sub>	LIN	Current Limitation for Driver dominant state driver on VBUS = VBAT_maxd (Param 12)	40	-	200	mA
Leakage current(dominant)	IBUS_PAS_do m	LIN	Input leakage current at the receiver incl. slave pull-up resistor as specified in Param 26 driver off VBUS = 0V VBAT = 12V (Param 13)	-1	-	-	mA
Leakage current(recessive)	I <sub>BUS_PAS_re</sub> c	LIN	Driver off 8V < VBAT < 18V, 8V < VBUS < 18V, VBUS > VBAT (Param 14)	-	-	20	μA
Leakage current	Ibus_no_gn d	LIN	Control unit disconnected from ground GNDDevice = VSUP 0 V < VBUS < 18V VBAT = 12V Loss of local ground shall not affect communication in the residual network. (Param 15)	-1	-	1	mA
Leakage current	I <sub>BUS_NO_BA</sub> T	LIN	VBAT disconnected VSUP = GND 0 V < VBUS < 18 V Node shall sustain the current that can flow under this condition. Bus shall remain operational under this condition. (Param 16 and SAE)	-	-	23	μΑ
Voltage of Receiver dominant state	$V_{BUS\_dom}$	LIN	Receiver dominant state Note: Param 17 of LINPHY configuration is not defined minimum voltage. (Param 17)	-27	-	0.4 ×VB	V

# Preliminary

## TB9M001FTG

					Values	i	
Characteristic	Symbol	Pin	Test Conditions	Min	Тур.	Max	Unit
Voltage of Receiver recessive state	$V_{\text{BUS}\_\text{rec}}$	LIN	Receiver recessive state (Param 18)	0.6	-	-	V <sub>SUP</sub>
Receiver center voltage	VBUS_CNT	LIN	VBUS_CNT = (Vth_dom + Vth_rec)/2(Param 19)	0.475	-	0.525	VSUP
Receiver hysteresis	$V_{\text{HYS}}$	LIN	VHYS = Vth_rec–Vth_dom(Param 20 and SAE)	0.07	-	0.175	$V_{\text{SUP}}$
Duty cycle D1 (for worst case at 20 kbps)	D1	LIN	THRec(max) =0,744 × VSUP; THDom(max) =0,581 × VSUP; VSUP = 7,0 V to 18 V; tBIT = 50μs; D1 = tBus_rec(min)/ (2 × tBIT) (Param 27) <phyfbrm>=0</phyfbrm>	0.396	-	-	-
Duty cycle D2 (for worst case at 20 kbps)	D2	LIN	THRec(min) =0,422 × VSUP; THDom(min) =0,284 × VSUP; VSUP = 7,6 V to 18 V; tBIT = 50μs; D2 = tBus_rec(max)/ (2 × tBIT) (Param 28) <phyfbrm>=0</phyfbrm>	-	-	0.581	-
Duty cycle D3 (for worst case at 10 kbps)	D3	LIN	THRec(max) =0,778 × VSUP; THDom(max) =0,616 × VSUP; VSUP = 7,0 V to 18 V; tBIT = 96μs; D3 = tBus_rec(min)/ (2 × tBIT) (Param 29) <phyfbrm>=0</phyfbrm>	0.417	-	-	-
Duty cycle D4 (for worst case at 10 kbps)	D4	LIN	THRec(min) =0,389 × VSUP; THDom(min) =0,251 × VSUP; VSUP = 7,6 V to 18 V; tBIT = 96μs; D4 = tBus_rec(max)/ (2 × tBIT) (Param 30) <phyfbrm>=0</phyfbrm>	-	-	0.59	_
Propagation delay	t <sub>rx_pd</sub>	LIN	Propagation delay of receiver (Param 31) •bus dominant to RxD LOW •bus recessive to RxD HIGH <phyfbrm>=0</phyfbrm>	-	-	6	μs
Receiver delay symmetry	t <sub>rx_sym</sub>	LIN	Symmetry of receiver propagation delay rising edge with respect to falling edge (Param 32) <phyfbrm>=0</phyfbrm>	-2	-	2	μs
Bus pull-up resistance	RSLAVE	LIN	internal resistance (Param 26)	20	30	60	kΩ
Bus pull-up resistance	Rmaster	LIN	The serial diode is mandatory. Only for valid for transceiver with integrated master pull-up resistor. (Param 25) external resistance	900	-	1100	Ω
LIN input capacity (Guaranteed by design)	CSLAVE	LIN	Capacitance of slave node (Param 37) 250pF -220pF = 30pF max	-	-	30	pF

# Preliminary

## TB9M001FTG

Characteristic	Cumhal	Dia	Toot Conditions		Values		l lució
Characteristic	Symbol	Pin	Test Conditions	Min	Тур.	Мах	Unit
Over temperature detection threshold	Т <sub>от</sub>	-	(Guaranteed by IC design)	150	-	190	°C
Over temperature detection hysteresis	<b>⊿Т</b> от	I	(Guaranteed by IC design)	-	10	-	°C
Current consumption in Sleep Mode	I <sub>sleep</sub>	VB	VB=12V, RT=25°C, only working LIN bus Wakeup signal	-	-	3	μA
Dominant time for bus Wakeup	twake	LIN	Wakeup pulse width from LIN bus	30	-	150	μs
Turn off time to sleep state	t <sub>sleep</sub>	I	Turn off time from Active state to Sleep or Standby state	-	-	1	ms
Wake-up threshold voltage	VBUSwk	LIN	Threshold voltage for Wakeup signal detection	0.4	0.5	0.6	VSUP
ESD Susceptibility HBM pins LIN vs. LINGND	Vesdlin	LIN	IEC61000-4-2 Conducted HBM	-6	-	6	kV
ESD Susceptibility HBM pins LIN vs. LINGND	Vesdlin3	LIN	AEC-Q100-002	-6	-	6	kV

### 10.11. 12-V High-Side Driver (HSD\_VB)

#### Table 10.11.1 Electrical Characteristics

(VB=6 to 18 V, VCC=4.8 to 5.2 V, VDD=1.45 to 1.55 V, and Tj=-40 to 150°C unless otherwise noted)

Characteristic	Symbol	Pin	Test Conditions		Values		Unit
Characteristic	Symbol	Pin	Test conditions	Min	Тур.	Max	Unit
On-resistance	RonH0	OUTH0 (12V)	ld = -100mA	1	-	5	Ω
Overcurrent detection threshold	IdetH0	OUTH0 (12V)		-	-	-200	mA
Turn-on delay time	TonH0		Time from when HSO0 is turned on via [HSDCR] <hsdgc0> to when its voltage exceeds 10% of VB Load circuit: CL=30 pF, RL=100 Ω</hsdgc0>	2	-	50	μs
Turn-off delay time	ToffH0		Time from when HSO0 is turned off via [HSDCR] <hsdgc0> to when its voltage drops to 90% of VB Load circuit: CL=30 pF, RL=100 Ω</hsdgc0>	2	-	50	μs
Output leakage current	IILH0	OUTH0 (12V)	OUTH0=OFF, OUTH0=0V	-5	-	5	μA
Overcurrent filtering time	TnfH0	OUTH0 (12V)		-	-	5	μs

## 10.12. 5-V High-Side Driver (HSD\_VCC)

#### Table 10.12.1 Electrical Characteristics

(VB=6 to 18 V, VCC=4.8 to 5.2 V, VDD=1.45 to 1.55 V, and Tj=-40 to 150°C unless otherwise noted)

Characteristic	Cumhal	Dia	Toot Conditions		Values		Unit
Characteristic	Symbol	Pin	Test Conditions	Min	Тур.	Max	Unit
On-resistance	RonH1	OUTH1 (5V)	ld = -65mA	-	4	7	Ω
Overcurrent detection threshold	IdetH1	OUTH1 (5V)		-250	-	-100	mA
Turn-on delay time	TonH1		Time from when HSD1 is turned on via [HSDCR] <hsdgc1> to when its voltage exceeds 10% of VCC Load circuit: CL=30 pF, RL=320 Ω</hsdgc1>		-	50	μs
Turn-off delay time	ToffH1		Time from when HSO1 is turned off via [HSDCR] <hsdgc1> to when its voltage drops to 90% of VCC Load circuit: CL=30 pF, RL=320 Ω</hsdgc1>	2	-	50	μs
Output leakage current	IILH1	OUTH1 (5V)	OUTH1=OFF, OUTH1=0V	-1	-	1	μA

Preliminary

### 10.13. Low-Side Drivers

#### Table 10.13.1 Electrical Characteristics

(VB=6 to 18 V, VCC=4.8 to 5.2 V, VDD=1.45 to 1.55 V, and Tj=-40 to 150°C unless otherwise noted)

Characteristic	Cumhal	ol Pin Test Conditions			Values		Unit
Characteristic	Symbol	Pin	lest conditions	Min	Тур.	Max	Unit
On-resistance	RonLx	OUTLx	ld = 115mA	0.4	-	6	Ω
Turn-on delay time	TonLx	OUTLx	Time from when LSDx is turned on via         LSDCR] <lsdgcx> to when the OUTLx         roltage drops to 90% of VB         Load circuit: RL=160 Ω, CL=30 pF</lsdgcx>		-	50	μs
Turn-off delay time	ToffLx	OUTLx	Time from when LSDx is turned off via [LSDCR] <lsdgcx> to when the OUTLx voltage exceeds 10% of VB Load circuit: RL=160 Ω, CL=30 pF</lsdgcx>	1	-	50	μs
Active clamp voltage	VacLx	OUTLx	ld = 115mA at off	-	-	35	V
Output leakage current	lleakLx	OUTLx	OUTLx=0V or OUTLx=VB	-10	-	10	μA
Overcurrent detection threshold	ldetLx	OUTLx		210	-	800	mA
Overcurrent filtering time	TnfLx	OUTLx		1.14	1.2	1.26	μs

### 10.14. 10-Bit AD

#### Table 10.14.1 Electrical Characteristics

(VB=6 to 18 V, VCC=4.8 to 5.2 V, VDD=1.45 to 1.55 V, and Tj=-40 to 150°C unless otherwise noted)

					Values		Unit	
Characteristic	Symbol	Pin	Test Conditions	Min	Тур.	Max	Unit	
Conversion time	Tcv	-	Settling time + conversion time GADCCLK=10 MHz	-	16.4	-	μs	
DNL error	DNL	-		-1.5	-	1.5	LSB	
INL error	INL	-		-2.5	-	2.5	LSB	
Total error	Err	-		-3	-	3	LSB	
Input voltage division factor 1	Rad1	ADIN0	Ratio of the ADIN0 pin voltage to the buffer input voltage Input range: 0.8V to VAREF	0.429	0.45	0.473	-	
Input voltage division factor 2	Rad2	SWINUT	Ratio of the SWINx pin voltage (x=0-4) to the buffer input voltage Input range: 0.5 to 4.0 V	0.762	0.8	0.840	-	
Amplifier error (Note1)	Eamp	-	Buffer input-output differential	-10	-	10	mV	
Input clamp voltage	Vclp	ADIN0	When <gadcislx[4:0]>=0x00</gadcislx[4:0]>	3.4	-	-	V	

Note1: The amplifier error is an error that is added when an input with ADC\_BUF is selected.

## 10.15. DC characteristics

#### Table 10.15.1 Electrical Characteristics

(VB=6 to 18 V, VCC=4.8 to 5.2 V, VDD=1.45 to 1.55 V, and Tj=-40 to 150°C unless otherwise noted)

Characteristic	Symbol	Dim	Test Conditions	V	alues		Unit
Characteristic	Symbol	Pin	Test Conditions         Min         Typ.         Max           S. $GPIO_x (0-13), MD0, MD1$ $0.75 \\ \times VCC$ -         -           S. $GPIO_x (0-13), MD0, MD1$ -         -         0.22 \\ \times VCC           S. $GPIO_x (0-13), MD0, MD1$ -         -         0.22 \\ \times VCC           S. $GPIO_x (0-13), MD0, MD1$ -         -         0.22 \\ \times VCC           S. $GPIO_x (0-13), MD0, MD1$ 30         50         100 \\ 100 \\ S.           S. $GPIO_x (0-13), MD0, MD1$ 30         50         100 \\ 100 \\ S.           GPIO_x (0 to13), Load condition:         -         -         -         -           Load condition:         -         0.8 \\ \times VCC         -         -	Max	Unit		
Input voltage	VIH	See test conditions.	GPIO_x (0-13), MD0, MD1		-	-	V
Input voltage	VIL	See test conditions.	GPIO_x (0-13), MD0, MD1	-	-	0.25 ×VCC	V
Pull-up resistor	Rpu	See test conditions.	GPIO_x (0-13)	30	50	100	KΩ
Pull-down resistor	Rpd	See test conditions.	GPIO_x (0-13), MD0, MD1	30	50	100	KΩ
Output voltage	VOH	See test conditions.	Load condition: <gpiopsx>=00: -1mA</gpiopsx>		-	-	V
Output voltage	VOL	See test conditions.	GPIO_x (0 to13) Load condition: <gpiopsx>=00: 1mA <gpiopsx>=01: 2mA <gpiopsx>=10: 4mA <gpiopsx>=11: 6mA</gpiopsx></gpiopsx></gpiopsx></gpiopsx>	-	-	0.2 ×VCC	V



### 10.16. SPI

#### Table 10.16.1 Electrical Characteristics

(VB=6 to 18 V, VCC=4.8 to 5.2 V, VDD=1.45 to 1.55 V, and Tj=-40 to 150°C unless otherwise noted)

(VD-0 to 10 V; VOO-4.0 to 0.2 V; V		Pin		N N	/alues		Unit
Characteristic	Symbol	PIN	Test Conditions	Min	Тур.	Max	Unit
SCLK period (controller)	Tm			T(Note1) m(Note3) ≥250 ns	-	-	ns
SCLK period (target)	Ts			T (Note1) n(Note2) ≥1 μs	-	-	ns
SCLK Low-level pulse width in Master mode	tWLM			0.4	-	0.6	Tm
SCLK High-level pulse width in Master mode	tWHM			0.4	-	0.6	Tm
SCLK Low-level pulse width in Slave mode	tWLS			0.4	-	0.6	Ts
SCLK High-level pulse width in Slave mode	tWHS			0.4	-	0.6	Ts
SCLK rise/fall to output data valid in Master mode	tODSM			-	-	50	ns
SCLK rise/fall to SDO hold in Master mode	tODHM			-20	-	-	ns
SCLK rise/fall to SDO valid in Master mode	tIDSM	SCLK		55	-	-	ns
SDI hold time from SCLK rise/fall in Master mode	tIDHM			100	-	-	ns
CSN valid to SCLK rise/fall in Master mode	tOFSM			T(Note1) m(Note3) - 50	-	-	ns
SCLK rise/fall to SDO valid in Slave mode	tODSS			-	-	3T + 90	ns
SCLK rise/fall to SDO hold in Slave mode	tODHS			2T(Note1)	-	-	ns
SCLK rise/fall to SDI valid in Slave mode	tIDSS			10	-	-	ns
SCLK rise/fall to SDI hold in Slave mode	tIDHS			3T(Note1) + 20	-	-	ns
CSN valid to SCLK rise/fall in Slave mode	tIFSS			T(Note1) n(Note2) - 20	-	-	ns
SCLK rise/fall to CSN deasserted in Master mode	tOFHM			T(Note1) m(Note3) - 50	-	-	ns
SCLK rise/fall to CSN deasserted in Slave mode	tIFHS	CSN SCLK		T(Note1) n(Note2) - 20	-	-	ns

Note1: T represents the SSPCLK period (e.g., 25 ns at 40 MHz).

Note2: n represents a ratio of the SCLK period to the SSPCLK period ( $n \ge 12$ ).

Note3: m represents the ratio of the SCLK period to the SSPCLK period ( $65024 \ge m \ge 12$ ).

Note4: The SPI characteristics are guaranteed by design.





Figure 10.16.1 SPI Communication Waveform 1



Figure 10.16.2 SPI Communication Waveform 2

# Preliminary



Figure 10.16.3 SPI Communication Waveform 3



### 10.17. UART

Table 10.17.1 Electrical Characteristics

(VB=6 to 18 V, VCC=4.8 to 5.2 V, VDD=1.45 to 1.55 V, and Tj=-40 to 150°C unless otherwise noted)

Characteristic	Symbol	Pin	Test Conditions	Values			Unit
				Min	Тур.	Max	Unit
Transfer rate	-	UART0_ TXD, UART0_ RXD		-	-	1	Mbps

**Preliminary** 

## **11. Application Circuit Example**



Figure 11.1 Application Circuit Example

## 12. Package Information

### 12.1. Package Dimensions

Package dimensions P-VQFN48-0707-0.50-005

"Unit:mm"



weight: 0.13 g (typ.)





### 12.2. Marking

Product name: TB9M001FTG



Figure 12.2 Marking

Example: Lot code breakdown



## **13. IC Usage Considerations**

### 13.1. Notes on Handling of ICs

- (1) The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment.
- (2) Use an appropriate power supply fuse to ensure that a large current does not continuously flow in case of over current and/or IC failure.

### 13.2. Points to Remember on Handling of ICs

- Over current Protection Circuit Over current protection circuits (referred to as current limiter circuits) do not necessarily protect ICs under all circumstances. If the Over current protection circuits operate against the over current, clear the over current status immediately.
- (2) Thermal Shutdown Circuit

Thermal shutdown circuits do not necessarily protect ICs under all circumstances. If the thermal shutdown circuits operate against the over temperature clears the heat generation status immediately.

**Preliminary** 

### **RESTRICTIONS ON PRODUCT USE**

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, and lifesaving and/or life supporting medical equipment. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative or contact us via our website.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
  applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please
  use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including
  without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT
  OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

# **Toshiba Electronic Devices & Storage Corporation**

https://toshiba.semicon-storage.com/