TOSHIBA Power MOS FET Module Silicon N&P Channel MOS Type (Six L<sup>2</sup>-π-MOSV inOne)

# MP6404

High Power High Speed Switching Applications

3-Phase Motor Drive and Stepping Motor Drive Applications

- 4-V gate drivability
- Small package by full molding (SIP 12 pins)
- High drain power dissipation (6-device operation) :  $P_T = 36 \text{ W} (T_c = 25^{\circ}\text{C})$
- Low drain-source ON resistance: RDS (ON) = 120 m $\Omega$  (typ.) (Nch) 160 m $\Omega$  (typ.) (Pch)
- Low leakage current:  $I_{GSS} = \pm 10 \ \mu A \ (max) \ (V_{GS} = \pm 16 \ V)$  $I_{DSS} = 100 \ \mu A \ (max) \ (V_{DS} = 60 \ V)$
- Enhancement-mode:  $V_{th} = 0.8 \text{ V}$  to 2.0 V ( $V_{DS} = 10 \text{ V}$ ,  $I_D = 1 \text{ mA}$

### Absolute Maximum Ratings (Ta = 25°C)

Characteristics		Symbol	Rating Nch Pch		Unit
Drain-source voltage	V <sub>DSS</sub>	60	~-60	N	
Drain-gate voltage ( $R_{GS}$ = 20 k $\Omega$ )		VDGR	60	-60	V
Gate-source voltage		V <sub>GSS</sub>	±20 ±20		v
Drain current	DC	(lp)	5	-5	$ \land \land $
Drain current	Pulse		20	-20	A
Drain power dissipation (1-device operation, Ta = 25°C)		PD	2	W	
Drain power dissipation $Ta = 25^{\circ}C$ (6-device operation) $Tc = 25^{\circ}C$		PDT	4	w	
Single pulse avalanche energy (Note 1)		Eas	129 273		mJ
Avalanche current		I <sub>AR</sub>	5	-5	А
Repetitive avalanche	1 device operation	E <sub>AR</sub>	0.22		mJ
energy (Note 2)	6 device operation	EART			IIIJ
Channel temperature		T <sub>ch</sub>	150		°C
Storage temperature range		Lstg	-55 to 150		°C

Unit: mm

Industrial Applications

Weight: 3.9 g (typ.)

Note 1: Condition for avalanche energy (single pulse)

Nch:  $V_{DD}$  = 25 V, starting  $T_{ch}$  = 25°C, L = 7 mH, R<sub>G</sub> = 25  $\Omega$ , I<sub>AR</sub> = 5 A

Pch: V<sub>DD</sub> = -25 V, starting T<sub>ch</sub> = 25°C, L = 14.84 mH, R<sub>G</sub> = 25  $\Omega$ , I<sub>AR</sub> = -5 A

- Note 2: Repetitive rating; pulse width limited by maximum channel temperature
- Note 3: Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/Derating Concept and Methods) and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

This transistor is an electrostatic-sensitive device. Please handle with caution.

2006-10-27

## Array Configuration



## **Thermal Characteristics**

Characteristics	Symbol	Max	Unit
Thermal resistance of channel to ambient	ΣR <sub>th (ch-a)</sub>	28.4 🄇	°C/W
(6-device operation, Ta = 25°C)	· · ·		$\sum$
Thermal resistance of channel to case	50	3.47	°C/W
(6-device operation, Tc = 25°C)	ΣR <sub>th (ch-c)</sub>	().4/	6/00
Maximum lead temperature for soldering purposes	TL	260	°C
(3.2 mm from case for t = 10 s)			

2006-10-27

# Electrical Characteristics (Ta = 25°C) (Nch MOS FET)

Chara	acteristics	Symbol	Test Condition	Min	Тур.	Max	Unit
Gate leakage cur	rent	I <sub>GSS</sub>	$V_{GS} = \pm 16 \text{ V}, V_{DS} = 0 \text{ V}$	_	—	±10	μA
Drain cut-off curre	ent	I <sub>DSS</sub>	V <sub>DS</sub> = 60 V, V <sub>GS</sub> = 0 V	-	_	100	μA
Drain source brea	akdown voltage	V (BR) DSS	I <sub>D</sub> = 10 mA, V <sub>GS</sub> = 0 V	60	_	_	V
Gate threshold vo	oltage	V <sub>th</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 1 mA	0.8		2.0	V
Drain-source ON	resistance	R <sub>DS (ON)</sub>	V <sub>GS</sub> = 4 V, I <sub>D</sub> = 2.5 A	Ľ	0.21	0.32	Ω
Drain-source ON resistance		INDS (ON)	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 2.5 A		0.12	0.16	12
Forward transfer	admittance	Y <sub>fs</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 2.5 A	3.0	5.0		S
Input capacitance	•	C <sub>iss</sub>			370	-	pF
Reverse transfer	capacitance	C <sub>rss</sub>	$V_{DS}$ = 10 V, $V_{GS}$ = 0 V, f = 1 MHz	_	60	-	pF
Output capacitance		C <sub>oss</sub>		_	180	1	pF
Tu Switching time	Rise time	tr	10 V 10 = 2.5 A	- (	18	× ا	
	Turn-on time	t <sub>on</sub>		L.	25	) _	ns
	Fall time	t <sub>f</sub>	G ★ G ↓ G ↓ G ↓ G ↓ G ↓ G ↓ G ↓ G ↓ G ↓	$\langle n \rangle$	55	_	113
	Turn-off time	t <sub>off</sub>	$V_{IN}$ : $t_r$ , $t_f < 5$ ns, duty $\leq 1\%$ , $t_W = 10 \ \mu s$		170	_	
Total gate charge (gate-source plus		Qg	V <sub>DD</sub> ≈ 48 V, V <sub>GS</sub> = 10 V, I <sub>D</sub> = 5 A	_	12	—	nC
Gate-source char	ge	Qgs		_	8	_	nC
Gate-drain ("mille	r") charge	Q <sub>gd</sub>		—	4	—	nC

# Source-Drain Diode Ratings and Characteristics (Ta = 25°C)

Characteristics	Symbol	Test Condition	Min	Тур.	Max	Unit
Continuous drain reverse current	IDR	_	_	_	5	А
Pulse drain reverse current	IDRP		_	_	20	А
Diode forward voltage	V <sub>DSF</sub>	1 <sub>DR</sub> = 5 A, V <sub>GS</sub> = 0 V	_	_	-1.7	V
Reverse recovery time	trr	I <sub>DR</sub> = 5 A, V <sub>GS</sub> = 0 V	_	70	_	ns
Reverse recovery charge	Qrr	dI <sub>DR</sub> /dt = 50 A/µs	_	0.1	_	μC

## Electrical Characteristics (Ta = 25°C) (Pch MOS FET)

Char	acteristics	Symbol	Test Condition	Min	Тур.	Max	Unit
Gate leakage cu	rrent	I <sub>GSS</sub>	$V_{GS}$ = ±16 V, $V_{DS}$ = 0 V	_	—	±10	μA
Drain cut-off curr	ent	IDSS	V <sub>DS</sub> = -60 V, V <sub>GS</sub> = 0 V	_	_	-100	μA
Drain source bre	akdown voltage	V (BR) DSS	I <sub>D</sub> = -10 mA, V <sub>GS</sub> = 0 V	-60	_	_	V
Gate threshold v	oltage	V <sub>th</sub>	V <sub>DS</sub> = -10 V, I <sub>D</sub> = -1 mA	-0.8	-	-2.0	V
	rosistanco	Pro (out)	$V_{GS}$ = -4 V, I <sub>D</sub> = -2.5 A	R	0.24	0.28	Ω
Drain-source ON resistance		R <sub>DS</sub> (ON)	$V_{GS} = -10 \text{ V}, \text{ I}_{D} = -2.5 \text{ A}$		0.16	0.19	12
Forward transfer	admittance	Y <sub>fs</sub>	V <sub>DS</sub> = -10 V, I <sub>D</sub> =-2.5 A	2.0	4.0	_	S
Input capacitance	e	C <sub>iss</sub>			630	_	pF
Reverse transfer capacitance		C <sub>rss</sub>	V <sub>DB</sub> = -10 V, V <sub>GS</sub> = 0 V, f = 1 MHz	_	95	_	pF
Output capacitance		C <sub>oss</sub>		-	290	_	pF
Switching time	Rise time	tr	0 V (D=-2.5 Å)	- (	25	~	
	Turn-on time	t <sub>on</sub>		C K	45	) _	ns
	Fall time	t <sub>f</sub>	U ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	$\hat{\mathcal{D}}$	55	_	115
	Turn-off time	t <sub>off</sub>	V <sub>IN</sub> : t <sub>r</sub> , t <sub>f</sub> < 5 ns, duty ≤ 1%, t <sub>W</sub> = 10 µs	) –	200	_	
Total gate charge (gate-source plus		Qg	$V_{DD} \approx -48 \text{ V}, \text{ V}_{GS} = -10 \text{ V}, \text{ I}_{D} = -5 \text{ A}$	_	22	_	nC
Gate-source charge		Q <sub>gs</sub>	$V_{\rm DD} = +6 V, V_{\rm GS} = -10 V, 10 = -5 A$	—	16	—	nC
Gate-drain ("mille	er") charge	Q <sub>gd</sub>		_	6	—	nC

## Source-Drain Diode Ratings and Characteristics (Ta = 25°C)

Characteristics	Symbol	Test Condition	Min	Тур.	Max	Unit
Continuous drain reverse current	IDR	_	—	—	-5	А
Pulse drain reverse current	I <sub>DRP</sub>		-	-	-20	А
Diode forward voltage	V <sub>DSF</sub>	I <sub>DR</sub> = -5 A, V <sub>GS</sub> = 0 V	-	-	1.7	V
Reverse recovery time	trr	I <sub>DR</sub> = -5 A, V <sub>GS</sub> = 0 V	-	80	_	ns
Reverse recovery charge	Qrr	dI <sub>DR</sub> /dt = 50 A/µs		0.1	_	μC

Marking



lead (Pb)-free package or lead (Pb)-free finish.



#### Nch MOS FET





#### Pch MOS FET







#### **RESTRICTIONS ON PRODUCT USE**

The information contained herein is subject to change without notice.

20070701-EN

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
  In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.).These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk.
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third parties.
- Please contact your sales representative for product-by-product details in this document regarding RoHS compatibility. Please use these products in this document in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses occurring as a result of noncompliance with applicable laws and regulations.