
TOSHIBA



TOSHIBA CORPORATION

Semiconductor Company

Preface

Thank you very much for making use of Toshiba microcomputer LSIs.

Before use this LSI, refer the section, "Points of Note and Restrictions".

Especially, take care below cautions.

CAUTION

How to release the HALT mode

Usually, interrupts can release all halts status. However, the interrupts = (INT0) which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 3 clocks of f_{EPH}) with IDLE1 or STOP mode (RUN and IDLE2 are not applicable to this case). (In this case, an interrupt request is kept on hold internally,)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficulty. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

Low Voltage/Low Power CMOS 16-Bit Microcontroller

TMP93CS36UG

Outline and Device Characteristics

The TMP93CS36 is high-speed, advanced 16-bit microcontroller developed for controlling medium to large-scale equipment.

The TMP93CS36UG is housed in 44-pin flat package.

The device characteristics are as follows:

- Original 16-bit CPU (900/L CPU) **(1)**
 - TLCS-90 instruction mnemonic upward compatible
 - 16-Mbyte linear address space
 - General-purpose registers and register bank system
 - 16-bit multiplication/division and bit transfer/arithmetic instructions
 - Micro DMA: 4 channels (1.6 μs per 2 bytes at 20 MHz)
- (2)Minimum instruction execution time: 200 ns at 20 MHz
- Internal RAM: 2 Kbytes
 - Internal ROM: 64 Kbytes
- (4) 8-bit timer: 4 channels
- 16-bit timer: 2 channels (5)
- (6) Serial interface: 2 channels
- 10-bit AD converter: 4 channels (7)
- High current output: 2 ports (8)
- Watchdog timer (9)
- (10) Interrupt functions: 30
 - 9 CPU interrupts (SWI instruction, and illegal instruction)
 - 16 internal interrupts
 - 5 external interrupts

7-level priority can be set.

(11) I/O ports

33 pins for TMP93CS36

Standby function: 4 HALT modes (RUN, IDLE2, IDLE1, STOP) (12)

■ The information contained herein is subject to change without notice.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No

license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in


- It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

 The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, traffic signal instruments combustion control instruments, medical instruments, all types of transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.

93CS36-1 2004-02-17

- (13) Clock-gear function
 - Clock can be changed from fc to fc/16.
- (14) Wide range of operating voltage
 - Vcc = 2.7 to 5.5 V
- (15) Package
 - P-LQFP44-1010-0.80A



Note: The items in parentheses () are the initial setting after reset.

Figure 1.1 TMP93CS36 Block Diagram

2. Pin Assignment and Functions

The assignment of input and output pins for the TMP93CS36, their names and functions are described below.

2.1 Pin Assignment

Figure 2.1.1 shows pin assignment of the TMP93CS36.




Figure 2.1.1 Pin Assignment (44-pin LQFP)

2.2 Pin Names and Functions

The names of input/output pins and their functions are described below.

Table 2.2.1 Pin Names and Functions (1/2)

Pin Name	Number of Pins	I/O	Functions
P00 to P07	8	I/O	Port 0: I/O port that allows selection of I/O on a bit basis
P10 to P17	8	I/O	Port 1: I/O port that allows selection of I/O on a bit basis
P35		I/O	Port 35: I/O port
INTO	1	Input	Interrupt request pin 0: Interrupt request pin with
			programmable level/rising edge
P41	1		Port 41: I/O port
TO3			PWM output 3: 8-bit PWM timer 3 output
P42			Port 42: I/O port
T. 4	1		Timer input 4: Timer 4 input
TI4 INT4		Input	Interrupt request pin 4: Interrupt request pin with
		1/0	programmable rising/falling edge
P43			Port 43: I/O port
TI5	1		Timer input 5: Timer 4 input
INT5			Interrupt request pin 5: Interrupt request pin with rising edge
P44	1		Port 44: I/O port
TO4			Timer output 4: Timer 4 output pin
P45			Port 45: I/O port
T16	1		Timer input 6: Timer 5 input
INT6		Input	Interrupt request pin 6: Interrupt request pin with programmable
246		1,2	rising/falling edge
P46	_		Port 46: I/O port
TI7	1		Timer input 7: Timer 5 input
INT7			Interrupt request pin 7: Interrupt request pin with rising edge
P50 to P52 AN0 to AN2	3		Port 50 to Port 52 Input port
P53			Analog input: Analog signal input for AD converter Port53: Input Port
AN3	1		Analog input: Analog signal input for AD converter
ADTRG	\rightarrow		AD converter external start trigger input
P60	\ \ \ \	•	Port 60: I/O port (with pull-up resistor)
TXD0			Serial send data 0
P61	<i>7)</i> 1		Port 61: I/O port (with pull-up resistor)
RXD0		/ 	Serial receive data 0
P63	1		Port 63: I/O port (with pull-up resistor)
TXD1			Serial send data 1
P64	1		Port 64: I/O port (with pull-up resistor)
RXD1		Input	Serial receive data 1

Table 2.2.1 Pin Names and Functions (2/2)

Pin Name	Number of Pins	I/O	Functions
P70	1	I/O	Port 70: I/O port (High current output available)
P71	1	I/O	Port 71: I/O port (High current output available)
CLK	1	Output	Clock output: Outputs "fsys ÷ 2" Clock. Pulled-up during reset. Can be disabled for reducing noise.
ĒĀ	1	Input	"1" should be inputted with TMP93CS36.
RESET	1	Input	Reset: Initializes TMP93CS36. (with pull-up resistor)
VREFH	1	Input	Pin for high level reference voltage input to AD converter
VREFL	1	Input	Pin for low level reference voltage input to AD converter
AVCC	1	Input	Power supply pin for AD converter
AVSS	1	Input	GND pin for AD converter (0 V)
X1	1	Input	Oscillator connecting pin
X2	1	Output	Oscillator connecting pin
vcc	1	Input	Power supply pin (All Vcc pins are connected to the power supply.)
VSS	1	Input	GND pin (All V _{SS} pins are connected to the GND (0 V).)

Note: Built-in pull-up resistors can be released from the pins other than the RESET pin by software.



93CS36-5 2004-02-17

3. Operation

This section describes the functions and basic operational blocks of TMP93CS36 devices. See the 7. "Points of Concern and Restriction" for the using notice and restrictions for each block.

3.1 CPU

The TMP93CS36 device has a built-in high-performance 16-bit CPU (900/L CPU). (For CPU operation, see TLCS-900/L CPU in the previous section.)

This section describes CPU functions unique to the TMP93CS36 that are not described in the previous section.

3.1.1 Reset

When resetting the TMP93CS36 microcontroller, ensure that the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then set the RESET input to Low level at least for 10 system clocks (16 μ s at 20 MHz). Thus, when turn on the switch, be set to the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then hold the RESET input to Low level at least for 10 system clocks.

Clock gear is initialized 1/16 mode by reset operation. It means that the system clock mode f_{SYS} is set to $f_{C}/32$ (= $f_{C}/16 \times 1/2$).

When the reset is accept, the CPU:

• Program counter (PC) according to reset vector that is stored FFFF00H to FFFF02H.

```
PC<7:0> ← Data in location FFFF00H
PC<15:8> ← Data in location FFFF01H
PC<23:16> ← Data in location FFFF02H
```

- Stack pointer (XSP) for system mode to 100H.
- IFF2 to IFF0 bits of status register to 111. (Sets mask register to interrupt level 7.)
- MAX bit of status register to 1. (Sets to maximum mode.)
- Bits RFP2 to 0 of status register to 000. (Sets register banks to 0.)

When reset is released, instruction execution starts from PC (Reset vector). CPU internal registers other than the above are not changed.

When reset is accepted, processing for built-in I/Os, ports, and other pins is as follows

- Initializes built-in I/O registers as per specifications.
- Sets port pins (including pins also used as built-in I/Os) to general-purpose input/output port mode.
- Pulls up the CLK pin to "H" level.

Note 1: By resetting, register in the CPU except program counter (PC), status register (SR) and stack pointer (XSP) and the data in internal RAM are not changed.

Note 2: The CLK pin is pulled up to "H" level during reset. When the voltage is put down externally, there is possible to cause malfunctions.

Figure 3.1.1 shows the reset timing chart of TMP93CS36.






Figure 3.1.1 TMP93CS36 Reset Timing Chart

93CS36-7 2004-02-17

3.2 Memory Map





3.3 Standby Function

Standby control circuits consist of (1) System clock controller, (2) Prescaler clock controller and (3) Standby controller.

Figure 3.3.1 shows a transition figure. Figure 3.3.2 shows the block diagram,

Figure 3.3.3 shows I/O registers. Table 3.3.1 shows the internal operation and system clock.




Figure 3.3.1 Operating Mode Transition Figure

The Clock Frequency input from X1, X2 pin is called fc. The clock frequency selected by SYSCR1 < GEAR2:0 > is called system clock f_{FPH} . The devided clock of f_{FPH} is called system clock f_{SYS} , and the 1 cycle of f_{SYS} is called 1 state.

Operating Mode	Oscillator fc	СР	Internal I/O	System Clock f _{SYS}
RESET	_ (0/	Reset	Reset	fc/32
NORMAL		Operate	Operate	
RUN (Oscillation		Operate	Programmable
IDLE2		Stop	Stop only AD	(fc/2, fc/4, fc/8, fc/16, fc/32)
IDLE1		3.00	Stop	
STOP	Stop		3.0p	Stop

Table 3.3.1 Internal Operation and System Clock




Figure 3.3.2 Block Diagram of Standby sircuits

		7	6	5	4	3	2	1	0
	Bit symbol	_	_		_		_	PRCK1	PRCK0
SYSCR0 (006EH)	Read/Write				R/\				
	After reset	1	0	1	0	0	0	0	0
	Function	Always write "1" (This bit is read as "1".)	Always write "0" (This bit is read as "0".)	Always write "1" (This bit is read as "1".)	Always write "0" (This bit is read as "0".)	Always write "0" (This bit is read as "0".)	Always write "0" (This bit is read as "0".)	Select prescale 00: f _{FPH} 01: (reserved 10: fc/16 11: (reserved	i)
		7	6	5	4	(3	2	1	0
SYSCR1	Bit symbol						GEAR2	GEAR1	GEAR0
(006FH)	Read/Write						R/	w	
	After reset					0	1 /	0	0
	Function					Always write "0" (This bit is read as "0".)	Select gear V 000: fc 001: fc/2 010: fc/4 011: fc/8 100: fc/16 101: (Resel 110: (Resel 111: (Resel	rved)	
		7	6	5	4	3	<u> </u>	1	0
CKOCR	Bit symbol				\mathcal{A}	\mathcal{M}		_	CLKEN
(006DH)	Read/Write		4			X		R/	w
	After reset			<i></i>		W/_		0	0
	Function							Always write	CLK pin output control 0: High-Z output 1: CLK output
		7	6	5	4	3	2	1	0
WDMOD	Bit symbol	WDTE	WDTP1	WDTP0	WARM	HALTM1	HALTM0	RESCR	DRVE
(005CH)	Read/Write				R/\	W			
	After reset	1	0	0	0	0	0	0	0
	Function	WDT control 0: Disable 1: Enable	WDT detectio 00: 2 ¹⁵ /f _{sys} 01: 2 ¹⁷ /f _{sys} 10: 2 ¹⁹ /f _{sys} 11: 2 ²¹ /f _{sys}	n time	Warm-up timer 0: 2 ¹⁴ / frequency input 1: 2 ¹⁶ / frequency input	HALT mode 00: RUN mod 01: STOP mo 10: IDLE1 mo 11: IDLE2 mo	de de	0: Don't care 1: Connects WDT output to RESET pin internally.	Pin state control in STOP mode 0: I/O off 1: Remains the state before halt

Note 1: SYSCR1 < bit 7:4 > are read as "1".

Note 2: Resetting sets <CLKEN> bit to "0". The CLK pin is internally pulled up during reset.

Figure 3.3.3 I/O Registers about Standby

3.3.1 System Clock Controller

The system clock controller generates system clock (f_{SYS}) for CPU core and internal I/O. It contains a oscillation circuit and clock gear circuit. The register SYSCR1<GEAR2:0> changes clock gear to either 1, 2, 4, 8 or 16 (fc, fc/2, fc/4, fc/8 or fc/16), and these functions can reduce the power consumption of the equipment in which the device is installed.

The system clock (fsys) is set to fc/32 (fc/16×1/2) because of $\langle GEAR2:0 \rangle = "100"$ by resetting.

For example, f_{SYS} is set to 0.625 MHz by resetting the case of 20 MHz oscillator is connected to X1, X2 pins.

The fc clock can be easily obtained by connecting a resonator to the X1/X2 pins, respectively. Clock input from an external oscillator is also possible.




Figure 3.3.4 Examples of Resonator Connection

Note: Accurate Adjustment of the Oscillation Frequency

The CLK pin outputs at 1/2 the system clock frequency (f_{SYS}/2) is used to monitor the oscillation clock. With a system requiring adjustment of the oscillation frequency, an adjusting program must be written.

(1) Clock gear controller

The clock gear select register SYSCR1<GEAR2:0> sets $f_{\rm FPH}$ to either fc, fc/2, fc/4, fc/8, fc/16. Switching $f_{\rm FPH}$ with the clock gear reduces the power consumption.

Clock setting example:

Changing gear value of the high-frequency clock

```
SYSCR1 EQU 006FH

LD (SYSCR1), XXXX0000B ; Changes f<sub>SYS</sub> to fc/2

LD (SYSCR1), XXXX0100B ; Changes f<sub>SYS</sub> to fc/32

X: Don't care
```

(High-frequency clock gear changing)

To change the frequency of the clock gear, write the value to SYSCR1<GEAR2:0> register. It is necessary to continue the warm-up time until changing after writing the register value.

There is a possibility that the instruction next to the clock-gear-changing instruction is executed by the clock gear before changing. To execute the instruction next to the clock-gear-changing instruction by the clock gear after changing, input the dummy instruction (Instruction to execute the write cycle) as follows.

Example:

```
SYSCR1 EQU 006FH

LD (SYSCR1), XXXXX0001B ; Changes f<sub>SYS</sub> to fc/4.

LD (DUMMY), 00H ; Dummy instruction

Instruction to be executed by the clock gear after changing
```

X: Don't care

93CS36-12 2004-02-17

3.3.2 Prescaler Clock Controller

The 9-bit prescaler provides a clock to 8-bit timer 0, 1, 2, 3, 16-bit timer 4, 5, and serial interface 0, 1. The clock input to the 9-bit prescaler is selected either $f_{\rm FPH}$ or $f_{\rm C}/16$ by SYSCR0 < PRCK1:0 > register. < PRCK1:0 > register is initialized to "00" by resetting.

When the IDLE1 mode (Operates only oscillator) is used, set TRUN<PRRUN> to "0" to reduce the power consumption of 9-bit prescaler before "HALT" instruction is executed.

3.3.3 Internal Clock Pin Output Function

CLK pin outputs f_{SYS} divided by 2 internal clock.

Outputs are specified by the clock output control register CKOCR < CLKEN >. Writing "1" sets clock output, and writing "0" sets high impedance.

During reset, CLK pin is internally pulled up regardless of the value of <CLKEN> register. See "TMP93CS36 Reset Timing Chart" in Figure 3.1.1.

Note: To set <CLKEN> = "0" and set CLK pin to high impedance, pull up externally to prevent through current which follows to the input buffer of CLK pin.



93CS36-13 2004-02-17

3.3.4 Standby Controller

(1) HALT mode

When the HALT instruction is executed, the operating mode changes RUN, IDLE2, IDLE1 or STOP mode depending on the contents of the HALT mode setting register WDMOD<HALTM1:0>. Figure 3.3.5 shows the alternative states of the watchdog timer mode registers.

7							
	6	5	4	3	2	1	0
WDTE	WDTP1	WDTP0	WARM	HALTIV	I1 HALTM0	RESCR	DRVE
			R/	w /			
1	0	0	0	∠o (0	0 (0
Watchdog timer control 0: Disable 1: Enable	detect time 00: 2 ¹⁵ /f _{SYS} 01: 2 ¹⁷ /f _{SYS} 10: 2 ¹⁹ /f _{SYS}	selection	Warm-up timer 0: 2 ¹⁴ / clock frequencys election 1: 2 ¹⁶ / clock frequency selection	00: RUN 01: STO 10: IDLE	mode P mode 1 mode	internal reset by runaway	mode
				0 1 HALT 00 01 10 11 Warr STOP	Retains the state mode setting RUN mode (onl STOP mode (all IDLE1 mode (particular) mode (see Tab 214/ select clock	e before halt y CPU stop) circuits stop) nly oscillator of artial I/O oper tion at return le 3.3.4)	operating)
	1 Watchdog timer control 0: Disable	1 0 Watchdog timer detect timer control 0: Disable 1: Enable 10: 219/fsys	1 0 0 Watchdog timer detect time selection 00: 215/f _{SYS} 0: Disable 01: 217/f _{SYS}	N/ 1 0 0 0 Watchdog timer detect time selection control 0: 215/f _{SYS} 0: 214/ clock frequencys 11: 221/f _{SYS} 11: 221/f _{SYS} election 1: 216/ clock	Watchdog timer detect time selection 00: 215/f _{SYS} 01: 217/f _{SYS} 10: 219/f _{SYS} 11: 221/f _{SYS} 11: 221/f _{SYS} 11: 221/f _{SYS} 11: 2156/clock frequency selection 1: 216/clock frequency selection 1:	Natchdog timer detect time selection Oi: 215/fsys Oi: 217/fsys Oi: 219/fsys Oi: 219/fsys Oi: 221/fsys Oi: 219/fsys Oi: 5TOP mode Oi: STOP mode Oi: DLE1 mode Oi: DLE2 mode Oi: Oi: DLE3	Watchdog timer detect time selection 00: 215/f _{SYS} 01: 217/f _{SYS} 01: 221/f _{SYS}

Figure 3.3.5 Watchdog Timer Mode Register

The futures of RUN, IDLE2, IDLE1 and STOP modes are as follows.

- ① RUN: Only the CPU halts; power consumption remains unchanged.
- ② IDLE2: The built-in oscillator and the specified I/O operates.
 - The power consumption is redced to 1/2 than that during NORMAL operation.
- 3 IDLE1: Only the built-in oscillator operates, while all other built-in circuits stop. The power consumption is reduced to 1/5 or less than that during NORMAL operation.
- (4) STOP: All internal circuits including the built-in oscillator stop. This greatly reduces power consumption.

The operations in the halt state is described in Table 3.3.2.

93CS36-14 2004-02-17

	HALT Mode	RUN	IDLE2	IDLE1	STOP		
	WDMOD <haltm1:0></haltm1:0>	00	11	10	01		
	СРИ		Sto	op 💍			
	I/O port	Keep the state when the "HALT" instruction was executed. See Table 3.3.5					
岩	8-bit timer			\bigcirc			
0	16-bit timer						
m	Serial channel	Operate					
	AD converter			Sto	op		
	Watchdog timer						
	Interrupt controller			\rightarrow	d 12		

Table 3.3.2 I/O Operation during HALT Mode

(2) How to Release the HALT mode

These halt states can be released by resetting or requesting an interrupt. The halt release sources are determined by the combinations between the states of interrupt mask register <IFF2:0> and the HALT modes. The details for releasing the halt status are shown in Table 3.3.3.

• Released by requesting an interrupt

The operating released from the HALT mode depends on the interrupt enabled status. When the interrupt request level set before executing the HALT instruction exceeds the value of the interrupt mask register, the interrupt due to the source is processed after releasing the HALT mode, and CPU starts executing an instruction that follows the HALT instruction. When the interrupt request level set before executing the HALT instruction is less than the value of the interrupt mask register, releasing the HALT mode is not executed. (In non-maskable interrupts, interrupt processing is processed after releasing the HALT mode regardless of the value of the mask register.)

However only for INTO interrupts, even if the interrupt request level set before executing the HALT instruction is less than the value of the interrupt mask register, releasing the HALT mode is executed. In this case, interrupt processing is not processed, and CPU starts executing the instruction next to the HALT instruction, but the interrupt request flag is held at "1".

Note: Usually, interrupts can release all halts status. However, the interrupts = (INT0) which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 3 clocks of fFPH) with IDLE1 or STOP mode (RUN and IDLE2 are not applicable to this case). (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

Release by resetting

Releasing all halt status is executed by resetting.


When the STOP mode is released by RESET, it is necessary enough resetting time (3 ms or more) to set the operation of the oscillator to be stable.

When releasing the HALT mode by resetting, the internal RAM data keeps the state before the "HALT" instruction is executed. However the other setting contents are initialized. (Releasing due to interrupts keep the state before the "HALT" instruction is executed.)


Interrupt Receiving Status			Interrupt Enable			Interrupt Disable				
meerra	penceciving	Statas	(Interru	ıpt level) ≧	(Interrup	t mask)	(Interru	ıpt level) <	(Interrup	t mask)
	HALT Mode		RUN	IDLE2	IDLE1	STOP	RUN	DLE2	IDLE1	STOP
		INTWDT	•	×	×	×			_	-
		INT0	•	•	•	♦ *1	9(7)	/(0	0	○*1
		INT4 to 7	•	•	×	×	×	//×	×	×
HALT		INTT0 to 3	•	•	×	× ((X)	×	×	×
releasing	Interrupt	INTTR4 to 7	•	•	×	×	×	×	×	×
source		INTO4, 5	*	•	×	*	×	×	X	×
		INTRX0, TX0	•	•	×	×	×	×	×	×
		INTRX1, TX1	•	•	× ((7/x)	×	*	X	×
		INTAD	•	×	×	(x)	×	XX	//x))	×
	RESET		•	•		\	*	- *	4	•

Table 3.3.3 HALT Releasing Source and HALT Releasing Operation

Note: When releasing the HALT mode is executed by INTO interrupt of the level mode in the interrupt enabled status, hold level "H" until starting interrupt processing. If level "L" is set, interrupt processing is correctly started.



INTO interrupt releases halt state when the RUN mode is on.



^{◆:} After releasing the HALT mode, CPU starts interrupt processing. (RESET initializes LSI.)

O: After releasing the HALT mode, CPU starts executing an instruction that follows the HALT instruction.

x: It can not be used to release the HALT mode.

^{-:} This combination type does not exist because the priority level (interrupt request level) of non-maskable interrupts is fixed to highest priority level "7".

^{*1:} Releasing the HALT mode is executed after passing the warm-up time.

(3) Operation

① RUN mode

In the RUN mode, the system clock continues to operate even after a HALT instruction is executed. Only the CPU stops executing the instruction. In the halt state, an interrupt request is sampled with the falling edge of the "CLK" signal.

Releasing the RUN mode is executed by the external/internal interrupts. (See Table 3.3.3 "Halt Releasing Source and Halt Releasing Operation".)

Figure 3.3.6 shows the interrupt timing for releasing the halt state by interrupts in the RUN/IDLE2 mode.




Figure 3.3.6 Timing Chart for Releasing the Halt State by Interrupt in RUN/IDLE2 Modes

② IDLE2 mode

In the IDLE2 mode, the system clock is supplied to only specific internal I/O devices, and the CPU stops executing the current instruction.

In the IDLE2 mode, the halt state is released by an interrupt with the same timing as in the RUN mode. The IDLE2 mode is released by external/internal interrupt, except INTWDT/INTAD interrupts. (See Table 3.3.3 "Halt Releasing Source and Halt Releasing Operation".)

In the IDLE2 mode, the watchdog timer should be disabled before entering the halt status to prevent the watchdog timer interrupt occurring just after releasing the HALT mode.



3 IDLE1 mode

In the IDLE1 mode, only the internal oscillator operates. The system clock in the MCU stops, the CLK pin is fixed at the level "H" in the output enable (CKOCR<CLKEN>="1").

In the halt state, and interrupt request is sampled aynchronunsly with the system clock, however the halt release (restart of operation) is performed synchronously with it.

IDLE1 mode is released by external interrupts (INT0). (See Table 3.3.3 "Halt Releasing Source and Halt Releasing Operation".)

When the IDLE1 mode is used, setting TRUN<PRRUN> to "0" to stop 9, 5 bit prescaler before "HALT" instruction reduces the power consumption.

Figure 3.3.7 illustrates the timing for releasing the halt state by interrupts in the IDLE1 mode.




Figure 3.3.7 Timing Chart of Halt Released by Interrupts in IDLE1 Mode



93CS36-18 2004-02-17

4 STOP mode

The STOP mode is selected to stop all internal circuits including the internal oscillator. The pin status in the STOP mode depends on setting of a bit in the watchdog timer mode register WDMOD<DRVE>. (See Figure 3.3.5 for setting of WDMOD<DRVE>.) Table 3.3.5 summarizes the state of these pins in the STOP mode.

The STOP mode is released by external interrupts (INT0). When the STOP mode is released, the system clock output starts after the warm-up time required to attain stable oscillation. The warm-up time can be set using WDMOD<WARM>. See the example of warm-up time (Table 3.3.4).

In a system which supplies stable clock generated by an external oscillator, the warm-up time can be reduced by using the setting of T45CR < QCU >.

Figure 3.3.8 illustrates the timing for releasing the halt state by interrupts during the STOP mode.




Figure 3.3.8 Timing Chart of Halt State Release by Interrupts in STOP Mode

Clock Operation Frequency after	Warm-up	Remark	
the Stop Mode	WDMOD <warm>=0</warm>	WDMOD <warm> = 1</warm>	Remark
fc	0.8192	3.2768	
fc/2	1.6384	6.5536	
fc/4	3.2768	13.1072	fc = 20 MHz
fc/8	6.5536	26.2144	
fc/16	13.1072	52.4288	

Table 3.3.4 The Example of Warm-up Time after Releasing the Stop Mode

How to calculate the warm-up time

WDMOD < WARM > = "0": 2¹⁴/(Clock operation frequency after releasing the halt in STOP mode)

WDMOD < WARM > = "1": 216/(Clock operation frequency after releasing the halt in STOP mode)

Table 3.3.5 Pin States in STOP Mode

Pin Name	I/O	<drve> = 0</drve>	<drve> = 1</drve>
P00 to P07	Input mode	A	A
	Output mode	High-Z	Output
P10 to P17	Input mode	A	\triangle
	Output mode/A8 to A15	High-Z	Output
P35	Input mode	Invalid	Invalid
	Output mode	High-Z	Output
P41 to P46	Input mode	Invalid	Invalid
	Output mode	High-Z	Output
P50 to P53	Input	A(A)	
P60, P61, P63, P64	Input mode	PU*	PU
	Output mode	(7) / PU*/	Output
P70, P71	Input mode	Invalid	Invalid
	Output mode	High-Z	Output
CLK	Output (<clken> = 1)</clken>	High-Z	"H" level output
RESET	Input	Input	Input
ĒĀ	Input	"H" level fix	"H" level fix
X1	Input	Invalid	Invalid
X2	Output	"H" level output	"H" level output

Input: Input gate in operation. Fix input voltage to 0 or 1 so that the input pin stays constant.

Output: Output state.

Invalid: Input is not accepted.

High-Z: Output is at high impedance.

PU: Programmable pull-up pin in input gate in operation. Fix the pin to avoid through current since the input gate operates when a pull-up pin resistance is not set.

PU*: Programmable pull-up pin in input gate disable state. No through current even if the pin is set to high impedance.

When a HALT instruction is executed and the CPU stops at the address of the port register, an input gate operates. Fix the pin to avoid through current, and change the program.
In all other cases, input is not accepted.

Note: Port registers are used for controlling programmable pull-up. If a pin is also used for an output function (e.g., TO3) and the output function is specified, whether pull up is selected depends on the output function data. If a pin is also used for an input function, whether pull up is selected depends on the port register setting value only.

3.4 Interrupts

TLCS-900 interrupts are controlled by the CPU interrupt mask flip-flop (IFF2 to IFF0) and the built-in interrupt controller.

Altogether the TMP93CS36 has the following 30 interrupt sources:

- Internal interrupts 9
 SWI instruction, illegal instruction execution
- Interrupts from external pins (INT0, INT4 to INT7)(5
- Interrupts from built-in I/Os ······16

A fixed individual interrupt vector number is assigned to each interrupt source; six levels of priority can also be assigned to each maskable interrupt. Non-maskable interrupts have a fixed priority of 7.


When an interrupt is generated, the interrupt controller sends the value of the priority of the interrupt source to the CPU. When more than one interrupt is generated simultaneously, the interrupt controller sends the value of the highest priority (7 for non-maskable interrupts is the highest) to the CPU.

The CPU compares the value of the priority sent with the value in the CPU interrupt mask register <IFF2:0>. If the value is greater than that the CPU interrupt mask register, the interrupt is accepted. The value in the CPU interrupt mask register <IFF2:0> can be changed using the EI instruction (Executing EI n changes the contents of <IFF2:0> to n). For example, programming EI 3 enables acceptance of maskable interrupts with a priority of 3 or greater, and non-maskable interrupts which are set in the interrupt controller. The DI instruction (<IFF2:0> = 7) operates in the same way as the EI 7 instruction. Since the priority values for maskable interrupts are 0 to 6, the DI instruction is used to disable acceptance of maskable interrupts. The EI instruction becomes effective immediately after execution (with the TLCS-90, the EI instruction becomes effective after execution of the subsequent instruction).

In addition to the general-purpose interrupt processing mode described above, there is also a micro DMA processing mode. Micro DMA is a mode used by the CPU to automatically transfer byte or word data. It enables the CPU to process interrupts such as data saves to built-in I/Os at high speed.

Figure 3.4.1 is a flowchart showing overall interrupt processing.





3.4.1 General-purpose Interrupt Processing

When accepting an interrupt, the CPU operates as follows. In the cases of software interrupts or interrupts generated by the CPU because of attempts to excute illegal instructions, the following steps (1) and (3) are not excuted.

- (1) The CPU reads the interrupt vector from the interrupt controller. When more than one interrupt with the same level is generated simultaneously, the interrupt controller generates interrupt vectors in accordance with the default priority (which is fixed as follows: the smaller the vector value, the higher the priority), then clears the interrupt request.
- (2) The CPU pushes the program counter and the status register to the system stack area. (Area indicated by the system mode stack pointer (XSP).)
- (3) The CPU sets a value in the CPU interrupt mask register <IFF2:0> that is higher by 1 than the value of the accepted interrupt level. However, if the value is 7, 7 is set without an increment.
- (4) The CPU increments the INTNEST (Interrupt nesting counter).
- (5) The CPU jumps to address stored at FFFF00H + interrupt vector, then starts the interrupt processing routine.

The following diagram shows all the above processing state number.

Bus Width of Stack Area	Bus Width of Interrupt Vector Area	Interrupt Processing State Number
8 bits	8 bits	35 \
O DIES	16 bits	31
16 bits	8 bits	29/
I TO DIES	16 bits	25

To return to the main routine after completion of the interrupt processing, the RETI instruction is usually used. Executing this instruction restores the contents of the program counter and the status registers and decrements INTNEST (Interrupt nesting counter).

Though acceptance of non-maskable interrupts cannot be disabled by program, acceptance of maskable interrupts can. A priority can be set for each source of maskable interrupts. The CPU accepts an interrupt request with a priority higher than the value in the CPU mask register <IFF2:0>. The CPU mask register <IFF2:0> is set to a value higher by 1 than the priority of the accepted interrupt. Thus, if an interrupt with a level higher than the interrupt being processed is generated, the CPU accepts the interrupt with the higher level, causing interrupt processing to nest.


The interrupt request with a priority higher than the accepted now interrupt during the CPU is processing above (1) to (5) is accepted before the 1'st instruction in the interrupt processing routine, causing interrupt processing to nest. (This is the same case of over lapped each non-maskable interrupt (level "7").) (Non-maskable interrupts (Level "7") can be accepted, causing interrupt processing to rest.)

The CPU does not accept an interrupt request of the same level as that of the interrupt being processed.

Resetting initializes the CPU mask registers <IFF2:0> to 7; therefore, maskable interrupts are disabled.


The following ① to ⑤ show a flowchart of interrupt processing.

(1) Maskable interrupt




During execution of the main program, the CPU accepts an interrupt request. The CPU increments the IFF so that the interrupts of level 1 are not accepted during processing the interrupt routine.

(2) Non-maskable interrupt




DI instruction is executed in the main program, so that the interrupts of only level 7 are accepted. The CPU does not increment the IFF even if the CPU accepts an interrupt request of level 7.

(3) Interrupt nesting




During processing the interrupts of level 3, the IFF is set to 4. When an interrupt with a level higher than level 4 is generated, the CPU accepts the interrupt with the higher level, causing interrupt processing to nest.

(4) Software interrupt



The CPU accepts the software interrupt request during DI status(IFF = 7) because of the level 7. The IFF is not changed by the software interrupts.

(5) Interrupt sampling timing



If an interrupt with a level higher than the interrupt being processed is generated, the CPU accepts the interrupt with the higher level. The program counter which returns at ⑤ is the start address of INTTO interrupt routine.

Example: ____(underline): Instruction _____(\overline). Execution flow

e, e, . _mean...

The addresses FFFF00H to FFFFFFH (256 bytes) of the TMP93CS36 are assigned for interrupt vector area.

Table 3.4.1 TMP93CS36 Interrupt Table

Default Priority	Туре	Interrupt Source	Vector Value	Address Refer to Vector	Micro DMA Start Vector
		Reset or SWI0 instruction	0000H	FFFF00H	_
2		SWI 1 instruction	0004H	FFFF04H	_
3		Illegal instruction, or SWI2	0008H	FFFF08H	_
4	Non-	SWI 3 instruction	000CH	FFFF0CH	_
5	maskable	SWI 4 instruction	0010H	FFFF10H	-
6		SWI 5 instruction	0014H	FFFF14H	//-
7		SWI 6 instruction	0018H	FFFF18H	<u>-</u>
8		SWI 7 instruction	001CH	FFFF1CH	<u></u>
9		(Reserved)	0020H	FFFF20H	h) -
10		INTWD: Watchdog timer	0024H	FFFF24H	09H
11		INTO: INTO pin input	0028H	FFFF28H	0AH
12		(Reserved)	002CH	FFFF2CH	-
13		INT4: INT4 pin input	0030H	FFFF30H	0CH
14		INT5: INT5 pin input	0034H	FFFF34H	0DH
15		INT6: INT6 pin input	0038H	FFFF38H	0EH
16		INT7: INT7 pin input	003CH	FFFF3CH	0FH
17		INTTO: 8-bit timer0	0040H	FFFF40H	10H
18		INTT1: 8-bit timer1	0 0 4 4 H	FFFF44H	11H
19		INTT2: 8-bit timer2	0048H	FFFF48H	12H
20		INTT3: 8-bit timer3	004CH	FFFF4CH	13H
21		INTTR4: 16-bit timer4 (TREG4)	0050H	FFFF50H	14H
22	Maskable	INTTR5: 16-bit timer4 (TREG5)	0054H	FFFF54H	15H
23		INTTR6: 16-bit timer5 (TREG6)	0058H	FFFF58H	16H
24		INTTR7: 16-bit timer5 (TREG7)	005CH	FFFF5CH	17H
25		INTTO4: 16-bit timer4 (Over flow)	0060H	FFFF60H	18H
26		INTTO5: 16-bit timer5 (Over flow)	0064H	FFFF64H	19H
27		INTRX0: Serial receive (Channel0)	0068H	FFFF68H	1AH
28		INTTX0: Serial send (Channel0)	006CH	FFFF6CH	1BH
29		INTRX1: Serial receive (Channel1)	0070H	FFFF70H	1CH
30		INTTX1: Serial send (Channel1)	0074H	FFFF74H	1DH
31		INTAD: AD conversion completion	0078H	FFFF78H	1EH
\ <u> </u>	4	(Reserved)	007CH	FFFF7CH	-
to		to	to	to	to
_ \	>	(Reserved)	00FCH	FFFFFCH	_

Setting to reset/interrupt vector

① Reset vector

FFFF00H	PC (7:0)
FFFF01H	PC (15:8)
FFFF02H	PC (23:16)
FFFF03H	XX

② Interrupt vector (Except reset vector)

Address refer to vector	+ 0	PC (7:0)
	+ 1	PC (15:8)
	+ 2	PC (23:16)
	+ 3	XX

XX: Don't care

Note:

(Setting example)

Sets the reset vector: FF0000H, INTAD vector: 123456H.

ORG FF0000H

A, B

ORG FF9ABCH

LD B, C

ĹĎ.

ORG, DL are assembler directives.

ORG: Control location counter

DL: Defines long word (32-bit) data

3.4.2 Micro DMA

In addition to the conventional interrupt processing, the TLCS-900 also has a micro DMA function. When an interrupt is accepted, in addition to an interrupt vector, the CPU receives data indicating whether processing is micro DMA mode or general-purpose interrupt. If micro DMA mode is requested, the CPU performs micro DMA processing.

The TLCS-900 can process at very high speed because it has transfer parameters in dedicated registers in the CPU. Since those dedicated registers are assigned as CPU control registers, they can only be accessed by the LDC instruction.

(1) Micro DMA operation

Micro DMA operation starts when the accepted interrupt vector value matches the micro DMA start vector value. The micro DMA has four channels so that it can be set for up to four types of interrupt source.

When a micro DMA interrupt is accepted, data is automatically transferred from the transfer source address to the transfer destination address set in the control register, and the transfer counter is decremented. If the value in the counter after decrementing is other than 0, micro DMA processing is completed; if the value in the counter after decrementing is 0, general-purpose interrupt processing is performed.

32-bit control registers are used for setting transfer source/destination addresses. However, the TLCS-900 has only 24 address pins for output. A 16-Mbyte space is available for the micro DMA.


There are two data transfer modes: One-byte mode and one-word mode. Incrementing, decrementing, and fixing the transfer source/destination address after transfer can be done in both modes. Therefore data can easily be transferred between I/O and memory and between I/Os. For details of transfer modes, see the description of transfer mode registers.

The transfer counter has 16 bits, so up to 65536 transfers (The maximum when the initial value of the transfer counter is 0000H) can be performed for one interrupt source by micro DMA processing.


When the transfer counter is decremented to "0" after data is transferred with micro DMA, general-purpose interrupt processing is performed. After processing the general-purpose interrupt, starting the interrupts of the same channel restarts the transfer counter from 65536. If necessary, reset the transfer counter.

Interrupt sources processed by micro DMA processing are those with the micro DMA start vectors listed in Table 3.4.1.

The following timing chart is a micro DMA cycle of the transfer address increment mode (Condition: MAX mode, 16-bit bus width for 16 Mbytes, 0 waits).



(2) Register configuration (CPU control register)




These control register can not be set only "LDC cr, r" instruction.

Example:

/rĎ	XWA, 100H
LDC	DMAS0, XWA
LD	XWA, 50H
LDC	DMAD0, XWA
LD	WA, 40H
LDC	DMAC0, WA
LD	A, 05H
LDC	DMAM0, A

(3) Transfer mode register details



(1 state = 100 ns at 20 MHz, High-frequency mode)

Note 1: n: corresponds to micro DMA channels 0 to 3.

DMADn +/DMASn +: Post-increment (Increments register value after transfer.)

DMADn -/DMASn -: Post-decrement (Decrement register value after transfer.)

Note 2: Execution time: When setting source address/destination address area to 16-bit bus, 0 waits.

Clock condition: fc=20 MHz, Clock gear: 1 (fc)

Note 3: Do not use the codes other than the above mentioned codes for transfer mode register.

93CS36-29 2004-02-17

3.4.3 Interrupt Controller

Figure 3.4.2 is a block diagram of the interrupt circuits. The left half of the diagram shows the interrupt controller; the right half includes the CPU interrupt request signal circuit and the halt release signal circuit.

Each interrupt channel (Total of 22 channels) in the interrupt controller has an interrupt request flip-flop, interrupt priority setting register, and a register for storing the micro DMA start vector. The interrupt request flip-flop is used to latch interrupt requests from peripheral devices. The flip-flop is cleared to 0 at reset, when the CPU reads the interrupt channel vector after the acceptance of interrupt, or when the CPU executes an instruction that clears the interrupt of that channel. (Writes 0 in the clear bit of the interrupt priority setting register).

For example, to clear the INTO interrupt request, set the register after the DI instruction as follows.

For example, to clear the INTO interrupt request, set the register after the DI instruction as follows.

$$INTE0AD \leftarrow --- 0 --- B$$

The status of the interrupt request flip-flop is detected by reading the clear bit. Detects whether there is an interrupt request for an interrupt channel.

The interrupt priority can be set by writing the priority in the interrupt priority setting register (e.g., INTE0AD, INTE45, etc.) provided for each interrupt source. Interrupt levels to be set are from 1 to 6. Writing 0 or 7 as the interrupt priority disables the corresponding interrupt request. The priority of the non-maskable interrupt (Watchdog timer) is fixed to 7. If interrupt requests with the same interrupt level are generated simultaneously, interrupts are accepted in accordance with the default priority. (The smaller the vector value, the higher the priority.)

The interrupt controller sends the interrupt request with the highest priority among the simultaneous interrupts and its vector address to the CPU. The CPU compares the priority value <IFF2:0> set in the Status Register by the interrupt request signal with the priority value sent; if the latter is higher, the interrupt is accepted. Then the CPU sets a value higher than the priority value by 1 in the CPU SR<IFF2:0>. Interrupt requests where the priority value equals or is higher than the set value are accepted simultaneously during the previous interrupt routine. When interrupt processing is completed (after execution of the RETI instruction), the CPU restores the priority value saved in the stack before the interrupt was generated to the CPU SR<IFF2:0>.

The interrupt controller also has four registers used to store the micro DMA start vector. These are I/O registers; unlike other micro DMA registers (DMAS, DMAD, DMAM, and DMAC). Writing the start vector of the interrupt source for the micro DMA processing (See Table 3.4.1), enables the corresponding interrupt to be processed by micro DMA processing. The values must be set in the micro DMA parameter registers (e.g., DMAS and DMAD) prior to the micro DMA processing.







Figure 3.4.2 Block Diagram of Interrupt Controller

(1) Interrupt priority setting register



Note 1: Read-modify-write is prohibited.

Note 2: Note about clearing interrupt request flag

The interrupt request flag of INTRXO, INTRX1 are not cleared by writing "00" to IXXC because of they are level interrupts. They can be cleared only by resetting or reading SCBUFn.

Figure 3.4.3 Interrupt Priority Setting Register

(2) External interrupt control

Interrupt Input Mode Control Register 7 6 5 2 1 0 IIMC IOE Bit symbol 10LE (007BH) Read/Write W W After reset 0 0) 0 0 Prohibit **Function** 1: INTO 0: INT0 Always Always readwrite "0". write "0". input edge modifyenable mode write 1: INTO level. mode INTO level enable > INT0 input enable (Note) Rising edge detect interrupt INTO disable (P35 function only) 1 High level interrupt Input enable

Note 1: The INTO pin can also be used for standby release as described later. Even if the pin is not used for standby release, setting this register to "0" maintains the port function during standby mode.

Note 2: Case of changing from level to edge for INTO pin mode (<IOLE>"1"→"0") Execution example:

LD (INTE0AD) , xxxx0000B

; INTO disable, clean the request flag

LD (IIMC) , xxxxx10xB

; Change from level to edge

LD (INTE0AD) , xxxx0nnnB

; Set interrupt level "n" for INT0, clear

the request flag

Note 3: IIMC < bit 7:3 > is always read as "1"

Note 4: See Electrical characteristics in section 4 for external 4 for external interrupt input pulse.

Figure 3.4.4 Interrupt Input Mode Control Register

Table 3.4.2 Setting of External Interrupt Pin Functions

	Interrupt	Shared Pin	Mode	Setting Method
	INT0	√ P35	_√ Rising edge	IIMC <i0le> = 0, <i0ie> = 1</i0ie></i0le>
	INTO	P35	Level	IIMC <i0le> = 1, <i0ie> = 1</i0ie></i0le>
INT4	INITA	P42	Rising edge	T4MOD < CAP12M1,0 > = 0, 0 or 0, 1 or 1, 1
)) P42	Falling edge	T4MOD <cap12m1, 0=""> = 1, 0</cap12m1,>	
	INT5	P43	Rising edge	
7	INTE	DAE	Rising edge	T5MOD < CAP34M1,0 > = $0, 0 \text{ or } 0, 1 \text{ or } 1, 1$
	INT6	P45	Falling edge	T5MOD <cap34m1, 0=""> = 1, 0</cap34m1,>
	INT7	P46	√ Rising edge	

93CS36-33 2004-02-17

(3) Micro DMA start vector

When the CPU reads the interrupt vector after accepting an interrupt, it simultaneously compares the interrupt vector (Bits 2 to 6 of the interrupt vector) with each channel's micro DMA start vector. When the two match, the interrupt from the channel whose value matched is processed in micro DMA mode. If the interrupt vector matches more than one channel, the channel with the lower channel number has a higher priority.




Figure 3.4.5 Micro DMA Start Vector Register

(4) Notes

The instruction execution unit and the bus interface unit of this CPU operate independently of each other. Therefore, if the instruction used to clear an interrupt request flag of an interrupt is fetched before the interrupt is generated, it is possible that the CPU might execute the fetched instruction to clear the interrupt request flag while reading the interrupt vector after accepting the interrupt.

To avoid the above occurring, clear the interrupt request flag by entering the instruction to clear the flag after the DI instruction. In the case of setting an interrupt enable again by EI instruction after the execution of clearing instruction, execute EI instruction after clearing instruction and following more than one instruction are executed. When EI instruction is placed immediately after clearing instruction, an interrupt becomes enable before interrupt request flags are cleared.

In the case of changing the value of the interrupt mask register < IFF2:0> by execution of POP SR instruction, disable an interrupt by DI instruction before execution of POP SR instruction.



93CS36-35 2004-02-17

3.5 Functions of Ports

The TMP93CS36 has 33 bits for I/O ports.

These port pins have I/O functions for the built-in CPU and internal I/Os as well as general-purpose I/O port functions. Table 3.5.1 lists the function of each port pin. Table 3.5.2 lists I/O registers and specification.

Resetting makes the port pins listed below function as general-purpose I/O ports.

I/O pins programmable for input or output are set to input ports.

To set port pins for built-in functions, a program is required.

Table 3.5.1 Functions of Ports

PU = with programmable pull-up resistor

Port Name	Pin Name	Pin No.	Direction	R	Direction Setting Unit	Pin Name for Built-in Function
Port0	P00 to P07	8	I/O	-	Bit	AD0 to AD7
Port1	P10 to P17	8	I/O	-	(Bit/	AD8 to AD15/A8 to A15
Port3	P35	1	I/O	1	Bit	INTO (
Port4	P41	1	I/O	-	Bit	ТОЗ
	P42	1	I/O	+	Bit	TI4/INT4
	P43	1	I/O	51	Bit	TI5/INT5
	P44	1	1/0		Bit	704
	P45	1	1/0 📈 (-/	Bit	(TI6/INT6
	P46	1	I/Q	/	Bit	TITANTT
Port5	P50 to P52	3	Input	/	(Fixed)	AN0 to AN2,
	P53	1	Input	>-	(Fixed)	AN3/ADTRG
Port6	P60	1	((I/O))	PU	Bit	TXD0
	P61	1 _	1/0	PU	Bit	RXD0
	P63	1 ((\\\O	PU	Bit	TXD1
	P64	1 (_) /o	PU	Bit	RXD1
Port7	P70)		Bit	(High current output)
	P71	((1/1/1)	I/O	_	Bit	(High current output)

Table 3.5.2 I/O Registers and Specification

X: Don't care


		,			n't care	
Port	Name	Specification		O Registe		
		· ·	⟨Pn	PnCR	PnFC	
Port 0	P00 to P07	Input port	×	0	None	
		Output port	×	_1	None	
Port 1	P10 to P17	Input port	X)) o	0	
		Output port	$\nearrow X_{\wedge}$	1	0	
Port 3	P35	Input port/INT0 input	// x))	0	None	
		Output port	×	1	None	
Port 4	P41	Input port	×	0	0	
		Output port	//×	1	0	
		TO3 output	×		1	
	P42	Input port/TI4/INT4 input	×	70		
		Output port	×		Nama	
	P43	Input port/TI5/INT5 input	× (0	None	
		Output port	X	2/10		
	P44	Input port	×	90//	0	
		Output port	×	54	0	
		TO4 output	(X)	1	1	
	P45	Input port/TI6/INT6 input	×	0		
		Output port	/\x	1		
	P46	Input port/TI7/INT7-input)) <u>x</u>	0	None	
		Output port	×	1		
Port 5	P50 to P53	Input port	×			
. 0.00	30 10 1 35	AN0 to AN3 input (Note 2)	×	No	ne	
Port 6	P60	Input port (without PU)	0	0	0	
. 0.00	33	Input port (with PU)	1	0	0	
		Output port	×	1	0	
		TXD0 output	×	1	0	
	P61	Input part/RXD0 input (without PU)	0	0		
		Input port/RXD0 input (with PU)	1	0	None	
		Output port	×	1	None	
	P63	Input port (without PU)	Ô	0	0	
	103	Input port (with PU)	1	0	0	
		Output port	-	1	0	
		TXD1 output	×			
4	DC4		×	1	1	
	P64	Input port/RXD1 input (without PU)	0	0		
		Input port/RXD1 input (with PU)	1	0		
	122	Output port	×	1	None	
Port 7	P70	Input port	×	0	.10110	
		Output port	×	1		
	P71	Input port	×	0		
		Output port	×	1 1		

Note 1: Using P35 pin as INTO, IIMC register hs to be set enable interrupt.

Note 2: Using P50 to P53 pins as input channels for the AD converter, the channels are selected by ADMOD1 < ADCH2:0 >.

3.5.1 Port 0 (P00 to P07)


Port 0 is an 8-bit general-purpose I/O port. I/O can be set on a bit basis using the control register P0CR. Resetting sets all bits of P0CR to 0 and sets port 0 to input mode. Figure 3.5.3 shows the registers for Port 0. To access external memory area, port 0 functions as an address data bus (AD0 to AD7), and all bits of the control register P0CR are cleared to 0 automatically. Therefore please don't access external memory area.



3.5.2 Port 1 (P10 to P17)

Port 1 is an 8-bit general-purpose I/O port. I/O can be set on a bit basis using control register P1CR and function register P1FC. Resetting sets all bits of output latch P1, control register P1CR, and function

register P1FC to 0 and sets port 1 to input mode. Figure 3.5.3 shows the registers for port 1. Reset



93CS36-39 2004-02-17

				Port	t 0 Registe	r							
		7	6	5	4	3	/2	1	0				
P0	Bit symbol	P07	P06	P05	P04	P03	P02	P01	P00				
(0000H)	Read/Write				R/\	W		15					
	After reset	Data form external port (Output latch register becomes undefined.)											
				Port 0 C	ontrol Reg	gister	((// \)						
		7	6	5	4	3	2	1	0				
P0CR	Bit symbol	P07C	P06C	P05C	P04C	P03C	P02C	P01C	P00C				
(0002H)	Read/Write		•		V								
Prohibit read-	After reset	0	0	0	0 <	(0)	0	(6	0				
modify- write	Function				0:Input	1:Output		2//					
Wille	→ Port 0 I/O setting												
							Pol	70///	ig				
	100000												
				Port	t 1 Registe	r		Cutput					
		7	6	5	4	3	2	1	0				
P1	Bit symbol	P17	P16	P15	P14	P13(P12	P11	P10				
(0001H)	Read/Write R/W												
	After reset Data form external port (Output latch register is cleared to "0".)												
				Port 1 C	ontrol Rec	gister							
		7	6	5	4	3	2	1	0				
P1CR	Bit symbol	P17C	P16C	P15C	P14C	P13C	P12C	P11C	P10C				
(0004H)	Read/Write	(6				À							
Prohibit read-	After reset	• • • • • • • • • • • • • • • • • • • •	() 0	0		0	0	0	0				
modify- write	Function			$\langle (7)$	0:Input	1:Output							
		//		Port 1 Fu	inction Re	gister			•				
		7	6 -	5	4	3	2	1	0				
P1FC	Bit symbol	P17F	P16F	P15F	P14F	P13F	P12F	P11F	P10F				
(0005H)	Read/Write	7			W	/	·						
Prohibit read-	After reset	0	0	0	0	0	0	0	0				
modify- write	Function			•	Always w	rite "0".							

Figure 3.5.3 Registers for Ports 0 and 1

93CS36-40 2004-02-17


3.5.3 Port 3 (P35)


Port 3 is an 1-bit general-purpose I/O port.

I/O can be set on a bit basis. I/O is set using control register P3CR and function register P3FC. Resetting resets all bits of output latch P3, control register P3CR (Bits 0 and 1 are unused), and function register P3FC to 0.

P35 (INT0)


Port 35 is a general-purpose I/O port, and also used as an INT0 pin for external interrupt request input.





3.5.4 Port 4 (P41 to P46)

Port 4 is a 6-bit general-purpose I/O port. I/O can be set on bit basis. Resetting sets Port 4 to the input port. In addition to functioning as a general-purpose I/O port, Port 4 also shares functions as 16-bit timer 4 and 5 clocks, an output for 8-bit timer F/F 3, 16-bit timer F/F 4. Writing 1 in the corresponding bit of the Port 4 function register (P4FC) enables output of the timer.



Port 4 Register

P4 (000CH)

	7	6	5	4	3	2	1	0	
Bit symbol	_	P46	P45	P44	P43	462	P41		
Read/Write			R/W						
After reset	0	Data	Data from external port (Output latch register is set to 1.)						
Function	Always write "0".			-	- <)		

Port 4 Control Register

P4CR (000EH) Prohibit readmodifywrite

			FOIL 4 C	ontroi keç	gister /			
	7	6	5	4	3		1	0
Bit symbol	_	P46C	P45C	P44C	R43C	P42C	P41C	
Read/Write				w	77/		32	
After reset	0	0	0	0 (()	<0,	(0)	
Function	Always write "0".				nput Output		10	

Port 4 I/O setting

0 Input

0	Input
1	Output

Port 4 Function Register

P4FC (0010H) Prohibit readmodifywrite

	Port 4 Function Register									
	7	6 ((5	4	3	2	1	0		
Bit symbol	_		3	P44F			P41F			
Read/Write	w	TES		w			w			
After reset	0			0			0			
Function	Always write "0".	(()	6	0: Port 1: TO4			0: Port 1: TO3			

 Setting P44 as TO4

 P4FC < P44F >
 1

 P4CR < P44C >
 1

 Setting P41 as TO3

 P4FC < P41F > 1

 P4CR < P41C > 1

Note: P42/TI4, P43/TI5, P45/TI6, P46/TI7 pin does not have a register changing PORT/FUNCTION.


For example, when it is used as an input port, the input signal for port is inputted to 8-/16-bit timer as a timer input.

Figure 3.5.7 Register for Port 4

93CS36-44 2004-02-17

3.5.5 Port 5 (P50 to P53)

Port 5 is an 4-bit input port, also used as an analog input pin for the internal AD converter. Additionally, P53 is also used as an analog conversion external trigger input pin (ADTRG).



Note: The input channel selection of AD converter is set by AD converter mode register ADMOD1.

Figure 3.5.9 Registers for Port 5

93CS36-45 2004-02-17

3.5.6 Port 6 (P60, P61, P63, P64)

Port 60, 61, 63, 64 is a 4-bit general-purpose I/O port. I/Os can be set on a bit basis.

Resetting sets P60, P61, P63, P64 to an input port and connects a pull-up resistor.

It also sets all bits of the output latch register to 1.

In addition to functioning as a general-purpose I/O port, P60, P61, P63, P64 can also share function as an I/O for serial channels 0 and 1. Writing "1" in the corresponding bit of the port 6 function register (P6FC) enables this function.

Resetting sets the function register value to "0" and sets all bits to input ports.

(1) Port 60 (TXD0), 63 (TXD1)

Ports 60 and 63 also function as serial channel TXD output pins in addition to I/O ports. They have a programmable open-drain function.




Figure 3.5.10 Ports 60 and 63

(2) Port 61 (RXD0), 64 (RXD1)

Port 61 and 64 are I/O ports, and also used as RXD input pins for serial channels.




Figure 3.5.11 Ports 61 and 64








Figure 3.5.12 Register for Port 6

3.5.7 Port 7 (P70, P71)

Port 7 is an 2-bit general-purpose I/O port. I/O can be set on a bit basis. Port 7 can output large current and drive LED directly. Resetting sets the function register P7CR to 0, and all bits to input ports.





3.6 8-Bit Timers

The TMP93CS36 contains four 8-bit timers (Timers 0, 1, 2, 3), each of which can be operated independently. The cascade connection allows these timers to be used as 16-bit timer. The following four operating modes are provided for the 8-bit timers.

- 16-bit interval timer mode (2 timers) \int (8 bits×2, 16 bits×1, etc.)
- 8-bit programmable square wave pulse generation (PPG: Variable duty with variable cycle) output mode (1 timer)
- 8-bit pulse width modulation (PWM: Variable duty with constant cycle) output mode (1 timer)

Figure 3.6.1 shows the block diagram of 8-bit timer (Timer 0, 1), and Figure 3.6.2 shows the block diagram of 8-bit timer (Timer 2, 3).

Each interval timer consists of an 8-bit up counter, 8-bit comparator, and 8-bit timer register. Besides, timer flip-flops (TFF1, TFF3), are provided for pair of timer 0/1 and 2/3.

Among the input clock sources for the interval timers, the internal clocks of ϕ T1, ϕ T4, ϕ T16, and ϕ T256 are obtained from the 9-bit prescaler shown in Figure 3.6.3.

The operation modes and timer flip-flops of the 8-bit timer are controlled by five control registers T10MOD, T32MOD, TFFCR, TRUN and TRDC.



93CS36-51 2004-02-17




Figure 3.6.1 Block Diagram of 8-Bit Timers (Timers 0 and 1)

93CS36-52 2004-02-17




Figure 3.6.2 Block Diagram of 8-Bit Timers (Timers 2 and 3)

93CS36-53 2004-02-17

① Prescaler

There are 9-bit prescaler and prescaler clock selection registers to generate input clock for 8-bit timer 0, 1, 2, 3, 16-bit timer 4, 5 and serial interface 0, 1.

Figure 3.6.3 shows the block diagram. Table 3.6.1 shows prescaler clock resolution into 8-, 16-bit timer.




Figure 3.6.3 The Block Diagram of Prescaler

Table 3.6.1 Prescaler Clock Resolution to 8-, 16-Bit Timer

	(Ω)			/	at fc = 20 MHz				
Select Prescaler Clock	Gear Value	Prescaler Clock Resolution							
<prck1:0></prck1:0>	<gear2:0></gear2:0>	≱ ₹1	φ 1 4	φT16	φ T256				
	000 (fc)	fc/2 ³ (0.4 μ s)	fc/2 ⁵ (1.6 μs)	fc/2 ⁷ (6.4 μs)	fc/2 ¹¹ (102.4 μs)				
	001 (fc/2)	fc/2 ⁴ (0.8 μ s)	fc/2 ⁶ (3.2 μs)	fc/2 ⁸ (12.8 μs)	fc/2 ¹² (204.8 μs)				
00	010 (fc/4)	fc/2 ⁵ (1.6 μs)	fc/2 ⁷ (6.4 μs)	fc/2 ⁹ (25.6 μs)	fc/2 ¹³ (409.6 μs)				
(f _{FPH})	011 (fc/8)	fc/2 ⁶ (3.2 μ s)	fc/2 ⁸ (12.8 μs)	fc/2 ¹⁰ (51.2 μs)	fc/2 ¹⁴ (819.2 μs)				
	100 (fc/16)	fc/2 ⁷ (6.4 μs)	fc/2 ⁹ (25.6 μs)	fc/2 ¹¹ (102.4 μs)	fc/2 ¹⁵ (1.6384 ms)				
10 (fc/16 clock)	XXX	fc/2 ⁷ (6.4 μs)	fc/2 ⁹ (25.6 μs)	fc/2 ¹¹ (102.4 μs)	fc/2 ¹⁵ (1.6384 ms)				
XXX: Don't	care	-	— 16-bit timer		-				
<u> </u>		<	— 8-bit timer		·				

93CS36-54 2004-02-17

The clock selected among f_{FPH} clock and $f_{C}/16$ clock is divided by 4 and input to this prescaler. This is selected by prescaler clock selection register SYSCR0<PRCK1:0>.

Resetting sets < PRCK1:0 > to "00", therefore f_{FPH} / 4 clock is input.

The 8-bit timer selects between 4 clock inputs: ϕ T1, ϕ T4, ϕ T16, and ϕ T256 among the prescaler output. This prescaler can be run or stopped by the timer control register TRUN<PRUN>. Counting starts when <PRRUN> is set to "1", while the prescaler is cleared to zero and stops operation when <PRRUN> is set to "0".

When the IDLE1 mode (Operates only oscillator) is used, set TRUN (PRRUN) to "0" to stop this prescaler before "HALT" instruction is executed.

2 Up counter

This is an 8-bit binary counter which counts up by the input clock pulse specified by T10MOD and T32MOD.

The input clock of timer 0, 2 is selected from the three internal clocks ϕ T1, ϕ T4, and ϕ T16, according to the set value of T10MOD/T32MOD registers.


The input clock of timer 1 and 3 differs depending on the operation mode. When set to 16-bit timer mode, the overflow outputs of timer 0 and 2 are used as the input clock. When set to any other mode than 16-bit timer mode, the input clock is selected from the internal clocks ϕ T1, ϕ T16, and ϕ T256 as well as the comparator output (Match detection signal) of timer 0, 2 according to the set value of T10MOD and T32MOD registers.

Example: When T10MOD<T10M1:0>=01, the overflow output of timer 0 becomes the input clock of timer 1 (16-bit timer mode).

When T10MOD<T10M1:0>=00 and T10MOD<T1CLK1:0>=01, ϕ T1 becomes the input of timer 1 (8-bit timer mode).

Operation mode is also set by T10MOD and T32MOD registers. When reset, it is initialized to T10MOD < T10M1:0 > = 00 and T32MOD < T32M1:0 > = 00 whereby the up counter is placed in the 8-bit timer mode.

The counting and stop and clear of up counter can be controlled for each interval timer by the timer operation control register TRUN. When reset, all up counters will be cleared to stop the timers.



93CS36-55 2004-02-17

3 Timer register

This is an 8-bit register for setting an interval time. When the set value of timer registers TREGO, TREG1, TREG2, TREG3, matches the value of up counter, the comparator match detect signal becomes active. If the set value is 00H, this signal becomes active when the up counter overflows.

Timer registers TREG2 are double buffer structure, each of which makes a pair with register buffer.

The timer flip-flop controll register TRDC < TR2DE > bits control whether the double buffer structure in the TREG2 should be enabled or disabled. They are disabled when < TR2DE > = 0 and enabled when they are set to 1.

In the condition of double buffer enable state, the data is transferred from the register buffer to the timer register when the 2^n-1 overflow occurs in PWM mode, or at the PPG cycle in PPG mode. Therefore, during timer mode, the double buffer can not be used.

When reset, it will be initialized to $\langle TR2DE \rangle = 0$ to disable the double buffer. To use the double buffer, write data in the timer register, set $\langle TR2DE \rangle$ to 1, and write the following data in the register buffer.




Figure 3.6.4 Configuration of Timer Register 2

Note: Timer register and the register buffer are allocated to the same memory address. When $\langle TR2DE \rangle = 0$, the same value is written in the register buffer as well as the timer register, while when $\langle TR2DE \rangle = 1$ only the register buffer is written.

The memory address of each timer register is as follows.

TREG0: 000022H TREG2: 000026H TREG1: 000023H TREG3: 000027H

All the registers are write-only and cannot be read.

93CS36-56 2004-02-17

4 Comparator

A comparator compares the value in the up counter with the values to which the timer register is set. When they match, the up counter is cleared to zero and an interrupt signal (INTT0, INTT1, INTT2, INTT3) is generated. If the timer flip-flop inversion is enabled, the timer flip-flop is inverted at the same time.

5 Timer flip-flop (Timer F/F: TFF1, TFF3)

The timer flip-flop (TFF1, TFF3) is a flip-flop inverted by the match detect signal (8-bit comparator output) of each interval timer.

Inverting is disabled or enabled by the timer flip-flop control register TFFCR < TFF3IE, TFF1IE >. After reset operation, the value of TFF1, TFF3 is undefined. Writing "01" or "10" to TFFCR < TFF3C1:0, TFF1C1:0 > sets "0" or "1" to TFF1, TFF3. Additionally, writing "00" to this bit inverts the value of TFF1, TFF3 (Software inversion).

The signal of TFF3 is output through the TO3 pin (also used as P41). When using as the timer output, the timer flip-flop should be set by port 4 function register P4FC beforehand. The output pin of TFF1 does not exist.



93CS36-57 2004-02-17





Figure 3.6.5 8-Bit Timer Related Registers (1/5)

Timer 0, 1 Mode Control Register

T10MOD (0024H)






Figure 3.6.7 8-Bit Timer Related Register (3/5)

93CS36-60 2004-02-17

Timer Flip-Flop Control Register 7 6 5 4 2 1 0 TFFCR TFF3C0 TFF1C0 TFF1IS Bit symbol TFF3C1 TFF3IE TFF3IS TFF1C1 TEF11E (0025H)Read/Write R/W W R/W W 0 0 After reset 0 0 1 1 1 TFF3 TFF3 TFF1 TFF1 Function 00: Invert TFF3 00: Invert TFF1 Inversion Inversion Inversion Inversion 01: Set TFF3 source 01: Set TFF1 trigger trigger source prohibited. 0: Timer 0 0: Disable 0: Timer 2 10: Clear TFF1 0: Disable 10: Clear TFF3 1: Enable 1: Timer 3 11: Don't care 1: Enable 1: Timer 1 11: Don't care Select inverse signal of timer F/F3 Select inverse signal of timer F/F1 ("Don't care" except in 8-bit timer mode) ("Don't care" except in 8-bit timer mode) Inversion by timer 2 Inversion by timer 0 Inversion by timer 3 Inversion by timer 1 Inversion of Timer F/F3 (TFF3) ►Inversion of Timer F/F1 (TFF1) Disable invert Disable invert Enable invert Enable invert Control of Timer F/F3 (TFF3) Control of Timer F/F1 (TFF1) Invert the value of TFF3 (software inversion) Invert the value of TFF1 (software inversion) Set TFF3 to "1". Set TFF1 to "1". 01 01 Clear TFF3 to "0". 10 Clear TFF1 to "0".

Note: TFFCR < TFF3C1:0, TFF1C1:0 > is always read as "1".

Don't care

Read-

modify-

write is

Figure 3.6.8 8-Bit Timer Related Register (4/5)


2004-02-17 93CS36-61

Don't care

11

Timer Register Double Buffer Control Register

TRDC (0029H)



Operation of timer register 2 double butter

0 Disable

[{`q]	Disable	
1	Enable	~~~

Figure 3.6.9 8-Bit Timer Related Register (5/5)

(1) 8-bit timer mode

Four interval timers 0, 1, 2, 3, can be used independently as 8-bit interval timer.

① Generating interrupts in a fixed cycle (in case of timer 3)

To generate timer 3 interrupt at constant intervals using timer 3 (INTT3), first stop timer 3, then set the operation mode, input clock, and a cycle to T32MOD and TREG3 register, respectively. Then, enable interrupt INTT3 and start the counting of timer 3.

Example: To generate timer 3 interrupt every $10\mu s$ at fc = 20 MHz, set each register in the following manner.

* Clock condition

Clock gear: 1 (fc)

Prescaler clock: fFPH

MSB LSB 7 6 5 4 3 2 1 0

TRUN \leftarrow - X - 0 - - - Stop timer 3, and clear it to "0".

T32MOD \leftarrow 0 0 X X 0 1 - - Set the 8-bit timer mode, and se

 \leftarrow 0 0 X X 0 1 - - Set the 8-bit timer mode, and select ϕ T1 (0.4 μ s at fc = 20 MHz) as the input clock.

IREG3 \leftarrow 0 0 1 1 0 0 1 Set the timer register 10 μ s $\div \phi$ T1 = 25 = 19H

INTET32 ← 1 1 0 1 - - - - Enable INTT3, and set it to "Level 5".

_TRUN \leftarrow 1 X - - 1 - - - Start timer 3 counting.

X: Don't care, -: No change

Use the Table 3.6.1 for selecting the input clock.

Note: The input clock of timer 2 and timer 3 are different from as follows.

Timer 2: ϕ T1, ϕ T4, ϕ T16

Timer 3: Match output of timer 2, ϕ T1, ϕ T16, ϕ T256

93CS36-62 2004-02-17

2 Generating a 50% duty square wave pulse

The timer flip-flop is included in timer 1 and 3.

The timer flip-flop (TFF3) is inverted at constant intervals, and its status is output to timer output pin (TO3). The output pin of TFF1 does not exist.

Example: To output a 2.4 μ s square wave pulse from TO3 pin at fc = 20 MHz, set each register in the following procedures. Either timer 2 or timer 3 may be used, but this example uses timer 3.

 $\begin{array}{c} * \; Clock\; condition \\ \hline Clock\; gear: & 1\; (fc) \\ Prescaler\; clock: \; f_{FPH} \end{array}$

7 6 5 4 3 2 1 0 TRUN \leftarrow - X - - 0 - - -Stop timer 3, and clear it to "0". $T32MOD \leftarrow 0 0 X X 0 1 - -$ Set the 8-bit timer mode, and select $\phi T1$ (0.4 μ s at fc = 20 MHz) as the input clock. Set the timer register at 2.4 μ s ÷ ϕ T1 ÷ 2 = 3. TREG3 \leftarrow 0 0 0 0 0 1 1 Set TFF3 to "0", and set to invert by the match detect signal from TFFCR ← 1 0 1 1 - - - timer 3. P4CR \leftarrow X X X X - - 1 -Select P41 as TO3 pin. P4FC \leftarrow X X X X - - 1 X TRUN \leftarrow 1 X - - 1 - -Start timer 3 counting.

X: Don't care, -: No change




Figure 3.6.10 Square Wave (50% duty) Output Timing Chart

93CS36-63 2004-02-17

3 Making timer 1 count up by match signal from timer 0 comparator (Same function is achieved by using timer 3 and timer 2)

Set the 8-bit timer mode, and set the comparator output of timer 0 as the input clock to timer 1.




Figure 3.6.11 Timer 1 Count Up by Timer 0

(2) 16-bit timer mode

A 16-bit interval timer is configured by using the pair of timer 0 and timer 1 or timer 2 and timer 3. To make a 16-bit interval timer by cascade connecting timer 0 and timer 1, set timer 1/0 mode register T10MOD<T10M1:0> to "01".

When set in 16-bit timer mode, the overflow output of timer 0 and 2 will become the input clock of timer 1 and 3, regardless of the set value of T10MOD<T1CLK1:0> and T32MOD<T3CLK1:0>. Table 3.7.1 shows the relation between the cycle of timer (Interrupt) and the selection of input clock.

The lower 8 bits of the timer (Interrupt) cycle are set by the timer register TREG0 or TREG2, and the upper 8 bits are set by TREG1 or TREG3. Note that TREG0 and TREG2 always must be set first. (Writing data into TREG0 and TREG2 disables the comparator temporarily, and the comparator is restarted by writing data into TREG1 and TREG3.)

Setting example: To generate an interrupt INTT3 every 0.4 seconds at fc=20 MHz, set the following values for timer registers TREG2 and TREG3.

* Clock condition

Clock gear: 1 (fc)

Prescaler clock: f_{FPH}

When counting with input clock of $\phi T16$ (6.4 μs at 20 MHz) $0.4~s\div6.4~\mu s=62500=F424H$

Therefore, set TREG3 = F4H and TREG2 = 24H, respectively.

The comparator match signal is output from timer 2 each time the up counter UC2 matches TREG2, where the up counter UC2 is not be cleared, and the interrupt INTT2 is not generated.

With the timer 3 comparator, the match detect signal is output at each comparator timing when up counter UC3 and TREG3 values match. When the match detect signal is output simultaneously from both comparators of timer 2 and timer 3, the up counters UC2 and UC3 are cleared to "0", and the interrupt INTT3 is generated. If inversion is enabled, the value of the timer flip-flop TFF3 is inverted.




Figure 3.6.12 Timer Output by 16-bit Timer Mode

(3) 8-bit PPG (Programmable pulse generation) output mode

When TREG3 = 04H and TREG2 = 80H

Example:

Square wave pulse can be generated at any frequency and duty by timer 2. The output pulse may be either low-active or high-active. In this mode, timer 3 cannot be used.

Timer 2 outputs pulse to TO3 pin (also used as P41).

In this mode, a programmable square wave is generated by inverting timer output each time the 8-bit up counter (UC2) matches the timer registers TREG2 and TREG3.

However, it is required that the set value of TREG2 is smaller than that of TREG3.

Though the up counter (UC3) of timer 3 is not used in this mode, UC3 should be set for counting by setting TRUN < T3RUN > to 1.

Figure 3.6.14 shows the block diagram for this mode.






Figure 3.6.14 Block Diagram of 8-Bit PPG Output Mode

When the double buffer of TREG2 is enabled in this mode, the value of register buffer will be shifted in TREG2 each time TREG3 matches UC2.

Use of the double buffer makes easy the handling of low duty waves (when duty is varied).





Figure 3.6.15 Operation of Register Buffer

Example: Generating 1/4 duty 62.5 kHz pulse (at fc = 20 MHz)



* Clock condition

Clock gear: 1 (fc)
Prescaler clock; f_{FPH}

• Calculate the value to be set for timer register.

To obtain the frequency 62.5 kHz, the pulse cycle t should be: t=1/62.5 kHz=16 μ s. Given ϕ T1=0.4 μ s (at 20 MHz),

$$16 \mu s \div 0.4 \mu s = 40$$

Consequently, to set the timer register 3 (TREG3) to TREG3 = 40 = 28H and then duty to 1/4, $t \times 1/4 = 16 \ \mu s \times 1/4 = 4 \ \mu s$

$$4 \mu s \div 0.4 \mu s = 10$$

Therefore, set timer register 2 (TREG2) to TREG2 = 10 = 0AH.

X: Don't care, -: No change

93CS36-67 2004-02-17

(4) 8-bit PWM output mode

This mode is valid only for timer 2. In this mode, maximum 8-bit resolution of PWM pulse can be output.

PWM pulse is output to TO3 pin (also used as P41) when using timer 2. Timer 3 can also be used as 8-bit timer.

Timer output is inverted when up counter (UC2) matches the set value of timer register TREG2 or when 2^n-1 (n=6, 7, or 8; specified by T32MOD<PWM21:20>) counter overflow occurs. Up counter UC2 is cleared when 2^n-1 counter overflow occurs.

To use this PWM mode, the following conditions must be satisfied.

(Set value of timer register) < (Set value of 2^n-1 counter overflow) (Set value of timer register) $\neq 0$




Figure 3.6.16 8-Bit PWM Waveforms

Figure 3.6.17 shows the block diagram of this mode.




Figure 3.6.17 Block Diagram of 8-Bit PWM Mode

In this mode, the value of register buffer will be shifted in TREG2 if 2^n-1 overflow is detected when the double buffer of TREG2 is enabled.

Use of the double buffer makes easy the handling of small duty waves.





Figure 3.6.18 Operation of Register Buffer

To output the following PWM waves to TO3 pin at fc = 20 MHz. Example:



* Clock condition

Clock gear: 1 (fc) Prescaler clock: f_{FPH}

To realize 50.8 μ s of PWM cycle by ϕ T1 = 0.4 μ s (at fc = 20 MHz),

$$50.8 \,\mu\text{s} \div 0.4 \,\mu\text{s} = 127 = 2\text{n} - 1$$

Consequently, n should be set to 7.

As the period of low level is 28.8 μ s, for ϕ T1 = 0.4 μ s,

set the following value for TREG2.

$$28.8 \ \mu s \div 0.4 \ \mu s = 72 = 48H$$

TRUN
$$\leftarrow - \times \neq \neq - 0 = 0$$

Set 8-bit PWM mode (cycle: $2^7 - 1$) and select ϕ T1 as the input

Stop timer 2, and clear it to "0".

clock.

Clears TFF3, enable the inversion and double buffer.

X: Don't care, -: No change

Table 3.6.2 PWM Cycle

at fc = 20 MHz

select Prescaler	PWM Cycle									
Clock	Gear Value <gear2:0></gear2:0>		2 ⁶ - 1		2 ⁷ - 1			28 - 1		
<prck1:0></prck1:0>		φ T 1	φ T4	φT16	φ T 1	φ T4	φ Τ16	φ Τ1	φ T4	φT16
	000 (fc)	25.2 μs	100.8 μs	403.2 μs	50.8 μs	203.2 μs	812.8 μs	102.0 μs	408.0 μs	1.63 ms
	001 (fc/2)	50.4 μs	201.6 μs	806.4 μs	101.6 μs	406.4 μs	1.63 ms	204.0 μs	816.0 μs	3.26 ms
00	010 (fc/4)	100.8 μs	403.2 μs	1.61 ms	203.2 μs	812.8 μs	3.26 ms	408.0 μs	1.63 ms	6.53 ms
(f _{FPH})	011 (fc/8)	201.6 μs	806.4 μs	3.23 ms	406.4 μs	1.63 ms	6.52 ms	816.0 μs	3.26 ms	13.06 ms
	100 (fc/16)	403.2 μs	1.61 ms	6.45 ms	812.8 μs	3.25 ms	13.04 ms	1.63 ms	6.53 ms	26.11 ms
10 (fc/16 clock)	xxx	403.2 μs	1.61 ms	6.45 ms	812.8 µs	3.25 ms	13.04 ms	1.63 ms	6.53 ms	26.11 ms

XXX: Don't care

(5) Timer mode setting registers

Table 3.6.3 shows the list of 8-bit timer modes.

Table 3.6.3 Timer Mode Setting Registers

Register name		T10MOD/	T32MOD	<i>j</i>	TFFCR
Name of Function in Register	T10M/T32M	PWM2	T1CLK/T3CLK	T0CLK/T2CLK	TFF1IS/TFF3IS
Function	Timer Mode	PWM Cycle	Upper Timer Input Clock	Lower Timer Input Clock	Timer F/F Invert Signal Select
16-bit timer mode	01	* -	_	φΤ1, φΤ4, φΤ16 (01, 10, 11)	-
8-bit timer × 2 channels	00	*	Lower timer match:	φΤ1, φΤ4, φΤ16 (01, 10, 11)	0: Lower timer output 1: Upper timer output
8-bit PPG x 1channel	* 10	* -	* -	* φT1, φT4, φT16 (01, 10, 11)	* -
8-bit PWM × 1channel	* 11	* 2 ⁶ -1, 2 ⁷ -1, 2 ⁸ -1 (01, 10, 11)	* -	* ¢T1,¢T4,¢T16 (01, 10, 11)	* -
8-bit timer × 1channel	11	_	φT1, φT16 , φT256 (01, 10, 11)	-	Output disabled

- : Don't care* : Don't set in T10MOD

93CS36-70 2004-02-17

3.7 16-Bit Timers/Event Counters

The TMP93CS36 contains two (Timer 4 and timer 5) multifunctional 16-bit timer/event counter with the following operation modes.

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable pulse generation (PPG) mode

 Can be used following operation modes by capture function.
- Frequency measurement mode
- Pulse width measurement mode
- Time differential measurement mode

Timer/event counter consists of 16-bit up counter, two 16-bit timer registers, two 16-bit capture registers (One of them applies double-buffer), two comparators, capture input controller, and timer flip-flop and the control circuit.

Timer/event counter is controlled by 4 control registers: T4MOD/T5MOD, T4FFCR/T5FFCR, TRUN and T45CR.

Figure 3.7.1, 3.7.2 shows the block diagram of 16-bit timer/event counter (Timer 4 and timer 5).

Timer 4 and 5 can be used independently.

All timer operate in the same manner, and thus only the operation of timer 4 will be explained below.



93CS36-71 2004-02-17




Figure 3.7.1 Block Diagram of 16-Bit Timer (Timer 4)

93CS36-72 2004-02-17






Figure 3.7.2 Block Diagram of 16-Bit Timer (Timer 5)



· ·



Timer 5 Mode Control Register 7 6 5 2 0 3 1 Bit symbol CAP3IN CAP34M1 CAP34M0 CLE T5CLK1 T5CLK0 T5MOD (0048H)Read/Write W R/W 0 After reset 1 0 0 0 0 Software Capture timing Timer 5 Timer 5 source clock Function Read-UC control capture 00: Disable modifyselect control INT6 occurs on the rising 0: Clear write disable 00: TI6 pin 0: Softedge. instruction Capture 01: TI6↑ 1: Clear TI7↑ 01: øT1 1: Don't INT6 occurs at rising edge. enable is prohibited. 10: *ϕ*T4 ті6↓ 10: ті6↑ care 11: øT16 INT6 occurs at falling edge. 11: TFF1↑ TFF1↓ INT4 occurs at rising edge. Timer 5 input clock External clock (TI6 pin input) 01 φT1 φT4 10 11 φT16 Clearing the up counter UC5 Clear disable Clear by match with TREG7 ►Timer 5 capture timing Capture control **INT6 Control** 00 Capture disable INT6 occurs on the CAP3 at TI6 rise rising edge of TI6. 01 CAP4 at TI7 rise INT6 occurs on the CAP3 at TI6 rise 10 CAP4 at TI6 fall falling edge of TI6. CAP3 at TFF1 rise INT6 occurs on the 11 CAP4 at TFF1 fall rising edge of TI6. -Software capture The up counter 5 value is loaded to CAP3.

Figure 3.7.5 16-Bit Timer/Event Counter Related Register (3/6)

2004-02-17

Timer 5 Flip-Flop Control Register

T5FFCR (0049H)





Figure 3.7.6 16-Bit Timer/Event Counter Related Register (4/6)

Trigger enable (Invert permission)

Timer 4, 5 Control Register

T45CR (003AH)



Note 1: In case of unused 7 state binary counter as a warm-up timer, the stable clock must be input from external circuit.

Note 2: Bit6 to 2 of T45CR are read as "1".

Figure 3.7.7 16-Bit Timer/Event Counter Related Register (5/6)

Timer Operation Control Register 2 7 6 4 0 Bit symbol PRRUN T5RUN T4RUN T3RUN T2RUN T1RUN TORUN TRUN (0020H)Read/Write R/W R/W After reset 0 0 0 0 0 0 Prescaler and timer run/stop control **Function** 0: Stop and clear 1: Run (Count up) Count operation Stop and clear Count PRRUN: Operation of prescaler T5RUN! Operation of 16-bit timer (Timer 5) T4RUN: Operation of 16-bit timer (Timer 4) Note: Bit6 of TRUN is read as "1". TBRUN: Operation of 8-bit timer (Timer 3) Operation of 8-bit timer (Timer 2) T2RUN: T1RUN: Operation of 8-bit timer (Timer 1) TORUN: Operation of 8-bit timer (Timer 0) System Clock Control Register 7 2 6 0 PRCK1 SYSCR0 Bit symbol PRCK0 (006EH) Read/Write R/W 0 0 0 0 After reset 0 0 (Note) (Note) (Note) (Note) (Note) (Note) Select prescaler clock Function Always Always Always Always Always Always 00: f_{FPH} write "0" write "0". write "1" write "0" write "0". write "1" 01: (Reserved) (This bit is 10: fc/16 read as "1" read as "0".) read as "1".) read as "0".) read as "0".) read as "0".) 11: (Reserved) Select gear value of high frequency f_{FPH} 01 (Reserved) 10 fc/16

Figure 3.7.8 16-Bit Timer/Event Counter Related Registers (6/6)

(Reserved)

11

1 Prescaler

There are 9-bit prescaler and prescaler clock selection registers to generate input clock for 8-bit timer 0, 1, 2, 3, 16-bit timer 4, 5 and serial interface 0, 1.

Figure 3.7.9 shows the block diagram. Table 3.7.1 shows prescaler clock resolution into 8-, 16-bit timer.




Figure 3.7.9 The Block Diagram of Prescaler

Table 3.7.1 Prescaler Clock Resalation to 8-, 16-Bit Timer

at fc = 20 MHzSelect Prescaler Prescaler Clock Resolution Gear Value Clock <GEAR2:0> <PRCK1;0> ø **T**4 **Ø**₹1 φT16 φT256 000 (fc) $fc/2^3$ (0.4 μ s) $fc/2^5$ (1.6 μ s) $fc/2^7$ (6.4 μ s) $fc/2^{11}$ (102.4 μ s) $fc/2^8$ (12.8 μ s) 001 (fc/2) fc/2⁴ $fc/2^6$ (3.2 μ s) $fc/2^{12}$ (204.8 μ s) $(0.8 \, \mu s)$ 00/ 010 (fc/4) $fc/2^5$ (1.6 μ s) $fc/2^7$ (6.4 μ s) $fc/2^9$ (25.6 μ s) $fc/2^{13}$ (409.6 μ s) (f_{FPH}) 011 (fc/8) fc/2⁶ fc/2 8 (12.8 μ s) fc/2¹⁰ (51.2 μs) fc/2¹⁴ (819.2 μ s) $(3.2 \mu s)$ 100 (fc/16) fc/2¹⁵ (1.6384 ms) fc/27 $(6.4 \mu s)$ $fc/2^9$ (25.6 μ s) $fc/2^{11}$ (102.4 μ s) XXX $fc/2^7$ (6.4 μ s) fc/2¹⁵ (1.6384 ms) $fc/2^9$ (25.6 μ s) fc/2¹¹ (102.4 μs) (fc/16 clock) 16-bit timer XXX: Don't care 8-bit timer

93CS36-80 2004-02-17

The clock selected among f_{FPH} clock and $f_{C}/16$ clock is divided by 4 and input to this prescaler. This is selected by prescaler clock selection register SYSCR0<PRCK1:0>.

Resetting sets < PRCK1:0 > to "00", therefore f_{FPH}/4 clock is input.

The 16 bit timer 4, 5 selects between 3 clock inputs: ϕ T1, ϕ T4, and ϕ T16 among the prescaler outputs. This prescaler can be run or stopped by the timer operation control register TRUN < PRRUN >. Counting starts when < PRRUN > is set to "1", while the prescaler is cleared to zero and stops operation when < PRRUN > is set to "0".

When the IDLE1 mode (Operates only oscillator) is used, set TRUN PRRUN to "0" to stop this prescaler before "HALT" instruction is executed.

2 Up counter

UC4 is a 16-bit binary counter which counts up according to the input clock specified by T4MOD<T4CLK1:0> register.

As the input clock, one of the internal clocks ϕ T1, ϕ T4, and ϕ T16 from 9-bit prescaler (also used for 8-bit timer), and external clock from TI4 pin (also used as P42/INT4 pin) can be selected. When reset, it will be initialized to <T4CLK1:0> = 00 to select TI4 input mode. Counting or stop and clear of the counter is controlled by timer operation control register TRUN<T4RUN>.

When clearing is enabled, up counter UC4 will be cleared to zero each time it coincides matches the timer register TREG5. The "Clear enable/disable" is set by T4MOD < CLE >.


If clearing is disabled, the counter operates as a free-running counter.

A timer overflow interrupt (INTTO4) is generated when UC4 overflow occurs.

3 Timer registers

These two 16-bit registers are used to set the interval time. When the value of up counter UC4 matches the set value of this timer register, the comparator match detect signal will be active.

Setting data for lower and upper registers (TREG4 and TREG5) is always needed. For example, either using 2 byte date transfer instruction or using 1 byte date transfer instruction twice for lower 8 bits and upper 8 bits in order.



TREG4 to 7 are write-only registers, so these registers can not be read by software.

TREG4 timer register is of double buffer structure, which is paired with register buffer. The timer control register T45CR<DB4EN> controls whether the double buffer structure should be enabled or disabled. Disabled when <DB4EN>=0, while enabled when <DB4EN>=1.

When the double buffer is enabled, the timing to transfer data from the register buffer to the timer register is at the match between the up counter (UC4) and timer register TREG5.

After reset, TREG4 and TREG5 are undefined. To use the 16-bit timer after reset, data should be written beforehand.


When reset, it will be initialized to $\langle DB4EN \rangle = 0$, whereby the double buffer is disabled. To use the double buffer, write data in the timer register, set $\langle DB4EN \rangle = 1$, and then write the following data in the register buffer.

TREG4 and register buffer are allocated to the same memory addresses 000030H/000031H. When <DB4EN>=0, same value will be written in both the timer register and register buffer. When <DB4EN>=1, the value is written into only the register buffer. To write the initial-value to the timer register, the register buffer should be disabled.

4 Capture register

These 16-bit registers are used to latch the values of the up counter.

Data in the capture registers should be read all 16 bits. For example, using a 2-byte data load instruction or two 1-byte data load instruction, from the lower 8 bits followed by the upper 8 bits.



CAP 1 to 4 are read-only registers, so these registers cannot be written by software.



5 Capture input control

This circuit controls the timing to latch the value of up counter UC4 into (CAP1, CAP2). The latch timing of capture register is controlled by register T4MOD < CAP12M 1:0 >.

• When T4MOD < CAP12M 1:0> = 00

Capture function is disabled. Disable is the default on reset.

• When T4MOD < CAP12M1:0> = 01

Data is loaded to CAP1 at the rise edge of TI4 pin (also used as P42/INT4) input, while data is loaded to CAP2 at the rise edge of TI5 pin (also used as P43/INT5) input.

• When T4MOD < CAP12M1:0> = 10

Data is loaded to CAP1 at the rise edge of TI4 pin input, while to CAP2 at the fall edge. Only in this setting, interrupt INT4 occurs at fall edge.

• When T4MOD < CAP12M1:0 > = 11

Data is loaded to CAP1 at the rise edge of timer flip flop TFF1, while to CAP2 at the fall edge.

Besides, the value of up counter can be loaded to capture registers by software. Whenever "0" is written in T4MOD < CAP1IN > the current value of up counter will be loaded to capture register CAP1. It is necessary to keep the prescaler in RUN mode (TRUN < PRRUN > to be "1").

6 Comparator

These are 16-bit comparators which compare the up counter UC4 value with the set value of (TREG4, TREG5) to detect the match. When a match is detected, the comparators generate an interrupt (INTTR4, INTTR5) respectively. The up counter UC4 is cleared only when UC4 matches TREG5 (The clearing of up counter UC4 can be disabled by setting T4MOD < CLE > = 0).

7 Timer flip-flop (TFF4)

This flip-flop is inverted by the match detect signal from the comparators and the latch signals to the capture registers. Disable/enable of inversion can be set for each element by T4FFCR<CAP2T4, CAP1T4, EQ5T4, EQ4T4>. After reset, the value of TFF4 is undefined. TFF4 will be inverted when "00" is written in T4FFCR<TFF4C1,0>. Also it is set to "1" when "01" is written, and set to "0" when "10" is written. The value of TFF4 can be output to the timer output pin TO4 (also used as P44). Timer output should be specified by the function register of port 4. (See Register for port 4 in figure 3.5.6.)



(1) 16-bit timer mode

Generating interrupts at fixed intervals

In this example, the interval time is set in the timer register TREG5 to generate the interrupt INTTR5.

X: Don't care, -: No change

(2) 16-bit event counter mode

In 16-bit timer mode as described in above, the timer can be used as an event counter by selecting the external clock (TI4 pin input) as the input clock. To read the value of the counter, first perform "software capture" once and read the captured value.

The counter counts at the rise edge of TI4 pin input.

X: Don't care, -: No change

TI4 pin can also be used as P42/INT4.

Since both timers operate in exactly the same way, timer 4 is used for the purposes of explanation.

Note: When used as an event counter, set the prescaler in RUN mode. (TRUN < PRRUN > = "1")

93CS36-84 2004-02-17

(3) 16-bit programmable pulse generation (PPG) output mode

Square wave pulse can be generated at any frequency and duty by timer 4. The output pulse may be either low-active or high-active.

The PPG mode is obtained by inversion of the timer flip-flop TFF4 that is to be enabled by the match of the up counter UC4 with the timer register TREG4 or 5 and to be output to TO4 (also used as P44). In this mode, the following conditions must be satisfied.





Figure 3.7.10 Programmable Pulse Generation (PPG) Output Waveforms

When the double buffer of TREG4 is enabled in this mode, the value of register buffer 4 will be shifted in TREG4 at match with TREG5. This feature makes easy the handling of low duty waves.



Shows the block diagram of this mode.





Figure 3.7.12 Block Diagram of 16-Bit PPG Mode

Setting 16-bit programmable pulse generation (PPG) output mode.



93CS36-86 2004-02-17

(4) Application examples of capture function

Used capture function, they can be applied in many ways, for example:

- 1 One-shot pulse output from external trigger pulse
- 2 Frequency measurement
- 3 Pulse width measurement
- 4 Time difference measurement
- ① One-shot pulse output from external trigger pulse

Set to T4MOD < CAP12M1:0> = 01.

Set the up counter UC4 in free-running mode with the internal input clock, input the external trigger pulse from TI4 pin, and load the value of up counter into capture register CAP1 at the rise edge of the TI4 pin.

When the interrupt INT4 is generated at the rise edge of TI4 input, set the CAP1 value (c) plus a delay time (d) to TREG4 (= c+d), and set the above set value (c+d) plus a one-shot pulse width (p) to TREG5 (= c+d+p). When the interrupt INT4 occurs the T4FFCR < EQ5T4, EQ4T4 > register should be set "11" and that the TFF4 inversion is enabled only when the up counter value matches TREG4 or TREG5. When interrupt INTTR5 occurs, this inversion will be disabled after one-shot pulse is output.

The (c), (d) and (p) correspond to c, d and p in Figure 3.7.13.






Figure 3.7.13 One-Shot Pulse Output (with delay)

93CS36-87 2004-02-17

Setting example: To output 2 ms one-shot pulse with 3 ms delay to the external trigger pulse to TI4 pin





Setting of INT4

Setting of INTTR5

When delay time is unnecessary, invert timer flip-flop TFF4 when the up counter value is loaded into capture register 1 (CAP1), and set the CAP1 value (c) plus the one-shot pulse width (p) to TREG5 when the interrupt INT4 occurs. The TFF4 inversion should be enabled when the up counter (UC4) value matches TREG5, and disabled when generating the interrupt INTTR5.

93CS36-88 2004-02-17




Figure 3.7.14 One-Shot Pulse Output (without delay)

2 Frequency measurement

The frequency of the external clock can be measured in this mode. The clock is input through the TI4 pin, and its frequency is measured by the 8-bit timers (Timer 0 and timer 1) and the 16-bit timer/event counter (Timer 4).

The TI4 pin input should be selected for the input clock of timer 4. The value of the up counter is loaded into the capture register CAP1 at the rise edge of the timer flip-flop TFF1 of 8-bit timers (Timer 0 and timer 1), and into CAP2 at its fall edge.

The frequency is calculated by the difference between the loaded values in CAP1 and CAP2 when the interrupt (INTT0 or INTT1) is generated by either 8-bit timer.




Figure 3.7.15 Frequency Measurement

For example, if the value for the level "1" width of TFF1 of the 8-bit timer is set to 0.5 s. and the difference between CAP1 and CAP2 is 100, the frequency will be $100 \div 0.5$ [s] = 200[Hz].

3 Pulse width measurement

This mode allows to measure the "H" level width of an external pulse. While keeping the 16-bit timer/event counter counting (Free running) with the internal clock input, the external pulse is input through the TI4 pin. Then the capture function is used to load the UC4 values into CAP1 and CAP2 at the rising edge and falling edge of the external trigger pulse respectively. The interrupt INT4 occurs at the falling edge of TI4.

The pulse width is obtained from the difference between the values of CAP1 and CAP2 and the internal clock cycle.

For example, if the internal clock is 0.8 microseconds and the difference between CAP1 and CAP2 is 100, the pulse width will be $100 \times 0.8 \ \mu s = 80 \ \mu s$.

Additionally, the pulse width which is over the UC4 maximum count time specified by the clock source can be measured by changing software.




Figure 3.7.16 Pulse Width Measurement

Note: Only in this pulse width measuring mode (T4MOD < CAP12M1:0 > = 10), external interrupt INT4 occurs at the falling edge of TI4 pin input. In other modes, it occurs at the rising edge.

The width of "L" level can be measured by multiplying the difference between the first C2 and the second C1 at the second INT4 interrupt and the internal clock cycle together. See Figure 3.7.17 "Time Difference Measurement".



93CS36-90 2004-02-17

4 Time difference measurement

This mode is used to measure the difference in time between the rising edges of external pulses input through TI4 and TI5.

Keep the 16-bit timer/event counter (Timer 4) counting (Free running) with the internal clock, and load the UC4 value into CAP1 at the rising edge of the input pulse to TI4. Then the interrupt INT4 is generated.

Similarly, the UC4 value is loaded into CAP2 at the rising edge of the input pulse to TI5, generating the interrupt INT5.

The time difference between these pulses can be obtained from the difference between the time counts at which loading the up counter value into CAP1 and CAP2 was performed. ($=(CAP2-CAP1) \times the internal clock cycle)$





Figure 3.7.17 Time Difference Measurement



3.8 Serial Channel

TMP93CS36 contains 2 serial I/O channels for full duplex asynchronous transmission (UART). The serial channel has the following operation modes.



In mode 1 and mode 2, a parity bit can be added. Mode 3 has wake-up function for making the master controller start slave controllers in serial link.

Figure 3.8.1 shows the data format (for one frame) in each mode.

Serial Channel 0 and 1 can be used independently.




Figure 3.8.1 Data Formats

93CS36-92 2004-02-17

The serial channel has a buffer register for transmitting and receiving operations, in order to temporarily store transmitted or received data, so that transmitting and receiving operations can be done independently (full duplex).

The receiving data register is of a double buffer structure to prevent the occurrence of overrun error and provides one frame of margin before CPU reads the received data. The receiving data register stores the already received data while the buffer register receives the next frame data.

In the UART mode, a check function is added not to start the receiving operation by error start bits due to noise. The channel starts receiving data only when the start bit is detected to be normal at least twice in three samplings.

When the transmission buffer becomes empty and requests the CPU to send the next transmission data, or when data is stored in the receiving data register and the CPU is requested to read the data, INTTX or INTRX interrupt occurs. Besides, if an overrun error, parity error, or framing error occurs during receiving operation, flag SCOCR/SC1CR < OERR, PERR, FERR > will be set.

The serial channel 0/1 includes a special baud rate generator, which can set any baud rate by dividing the frequency of 4 clocks (ϕ T0, ϕ T2, ϕ T8, and ϕ T32) from the internal prescaler (shared by 8-bit/16-bit timer) by the value 1 to 16.



3.8.1 Control registers

The serial channel 0 is controlled by 3 control registers SC0CR, SC0MOD and BR0CR. Transmitted and received data are stored in register SC0BUF.

The serial channel 1 has same registers (SC1CR, SC1MOD, BR1CR and SC1BUF)





Figure 3.8.2 Serial Channel 0 Related Register (1/7)

Serial Channel 0 Control Register

SC0CR (0051H)



Note 1: To use baud rate generator, set TRUN < PRRUN > to "1", putting the prescaler in RUN mode.

Note 2: As all error flags are cleared after reading, do not test only a single bit with a bit-testing instruction.

Figure 3.8.3 (Serial Channel 0 Related Register (2/7)

Baud Rate Generator 0 Control Register

BR0CR (0053H)

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		7	6	5	4	3	2	1 0
After reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Bit symbol	_		BR0CK1	BR0CK0	BR0S3	BR0S2	BROS1 BROSO
Function Always write "0". $\begin{array}{c} 00: \ \phi \ T0 \\ 01: \ \phi \ T2 \\ 10: \ \phi \ T8 \end{array}$ Setting of the divided frequency	Read/Write	R/W				R/	W	(())
write "0". $\begin{array}{c c} 00: \phi \ 10 \\ 01: \phi \ T2 \\ 10: \phi \ T8 \end{array}$ Setting of the divided frequency	After reset	0		0	0	0	0	0 0
	Function	1		01: _φ T2 10: _φ T8		Settir	ng of the di	vided frequency

Selecting the input clock of baud rate generator

15 divisions

1111

00 Internal clock φT0
01 Internal clock φT2
10 Internal clock φT8
11 Internal clock φT32

Note 1: To use baud rate generator, set TRUN < PRRUN > to "1", putting the prescaler in RUN mode.

Note 2: "1 division" of baud rate generator can be used only UART mode. Do not set it in I/O interface mode.

Note 3: Bit 6 of BROCR is read as "1".

Note 4: Don't read from or write to BROCR register during sending or receiving.

Serial Channel 0 Buffer Register

SCOBUF (0050H) Prohibit readmodifywrite.

ZV4	7	6	5	4	3	2	1	0	
Bit symbol	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	
	TB7	TB6	TB5	TB4	TB3	TB2	TB1	TB0	
Read/Write		R (Receiving)/W (Transmission)							
After reset	\wedge	Undefined							

Figure 3.8.4 Serial Channel 0 Related Registers (3/7)

93CS36-96 2004-02-17

Serial Channel 1 Mode Control Register

SC1MOD (0056H)





Figure 3.8.5 Serial Channel 1 Related Register (4/7)

Serial Channel 1 Control Register

SC1CR (0055H)



Note 1: To use baud rate generator, set TRUN < PRRUN > to "1", putting the prescaler in RUN mode.

Note 2: As all error flags are cleared after reading, do not test only a single bit with a bit-testing instruction.

Figure 3.8.6 Serial Channel 1 Related Register (5/7)

Baud Rate Generator 1 Control Register

BR1CR (0057H)

Bit symbol − BR1CK1 BR1CK0 BR153 BR152 BR151 BR15		7	6	5	4	3	2	1 0	
After reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Bit symbol	_		BR1CK1	BR1CK0	BR1S3	BR1S2	BR1S1 BR1S0	
Function Always write "0". $00: \phi T0 \\ 01: \phi T2 \\ 10: \phi T8$ Setting of the divided frequency	Read/Write	R/W				R/	W	(())	
write "0". $\begin{array}{c} 00: \phi T0 \\ 01: \phi T2 \\ 10: \phi T8 \end{array}$ Setting of the divided frequency	After reset	0		0	0	0	0	0 0	
	Function	1 -		01: _φ T2 10: _φ T8					

Setting of the divided frequency of baud rate generator

000	16 divisions	
0001	1 division (Not divided)	(No. 4 - 2)
to	to	(Note 2)
1111	15 divisions	
	11///	'

Selecting the input clock of baud rate

generator
00 Internal clock φT0
01 Internal clock φT2
10 Internal clock φT8
11 Internal clock φT32

Note1: To use baud rate generator, set TRUN < PRRUN > to "1", putting the prescaler in RUN mode.

Note2: "1 division" of baud rate generator can be used only UART mode.

Note3: Bit 6 of BR1CR is read as "1"

Note4: Don't read from or write to BR1CR register during sending or receiving.

Serial Channel 1 Buffer Register

SC1BUF (0054H) Prohibit readmodifywrite.

W	7	6	5	> 4	3	2	1	0
Bit symbol	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
	TB7	TB6	TB5	TB4	TB3	TB2	TB1	TB0
Read/Write	R (Receiving)/W (Transmission)							
After reset	Undefined							

Figure 3.8.7 Serial Channel 1 Related Registers (6/7)

93CS36-99 2004-02-17

Port 6 Function Register 6 2 0 P6FC (0016H) P60F Bit symbol P63F Read/Write W W W W Prohibit After reset 0 0 0 0 read-Function Always 0: PORT Always 0: PORT modify-1: TXD1 | write "0" write "0" 1: TXD0 write Setting TXD0 output of P60 TXD0 output (Channel 0) 1 Setting TXD1 output of P63 0 Port TXD1 output (Channel 1) Open Drain Enable Register 3 7 6 5 2 0 ODE (0058H) -ODE63 ODE60 Bit symbol Read/Write R/W 0 After reset 0 0 Function Always write "0". P63 P60 (This bit is read as 0: CMOS 0: CMOS 1: Open 1: Open "0".) drain drain Setting P60 as open-drain output CMOS output Open-drain output ►Setting P63 as open-drain output Note: Bit7 to 4 of ODE are read as "1" 0 **CMOS** output 1 Open-drain output Figure 3.8.8 Serial Channel Related Registers (7/7)

3.8.2 Configuration





Figure 3.8.10 shows the block diagram of the serial channel 1.



Serial channel 0 and 1 can be used independently. All serial channels operate in the same manner, and thus only operation of serial channel 0 will be explained below.

① Prescaler

There are 9-bit prescaler and prescaler clock selection registers to generate input clock for 8-bit timer 0, 1, 2, 3, 16-bit timer 4, 5, and serial interface 0, 1.

Figure 3.8.5 shows the block diagram. Table 3.8.1 shows prescaler clock resolution into the baud rate generator.




Figure 3.8.11 The Block Diagram of Prescaler

Table 3.8.1 Prescaler Clock Resolution to Baud Rate Generator

at fc = 20 MHz

Select Prescaler Clock	Gear Value	Prescaler Output Clock Resolution						
<prck1:0></prck1:0>	<gear2:0></gear2:0>	φΤ0	φΤ2	φT8	∳ Τ32			
	000 (fc)	fc/2² (0.2 μs)	fc/2 ⁴ (0.8 μs)	fc/2 ⁶ (3.2 μs)	fc/2 ⁸ (12.8 μs)			
	001 (fc/2)	fc/2 ³ (0.4 μs)	fc/2 ⁵ (1.6 μs)	fc/2 ⁷ (6.4 µs)	fc/2 ⁹ (25.6 μs)			
00 (f _{FPH})	010 (fc/4)	fc/2 ⁴ (0.8 μs)	fc/2 ⁶ (3.2 μs)	fc/2 ⁸ (12.8 μs)	fc/2 ¹⁰ (51.2 μs)			
	011 (fc/8)	fc/2 ⁵ (1.6 μs)	fc/2 ⁷ (6.4 μs)	fc/2 ⁹ (25.6 µs)	fc/2 ¹¹ (102.4 μs)			
	100 (fc/16)	fc/2 ⁶ (3.2 μs)	fc/28 (12.8 µs)	fc/2 ¹⁰ (51.2 μs)	fc/2 ¹² (204.8 μs)			
10 (fc/16 clock)	xxx	1	fc/2 ⁸ (12.8 µs)	fc/2 ¹⁰ (51.2 μs)	fc/2 ¹² (204.8 μs)			

XXX: Don't care, -: Can not use

The clock selected among f_{FPH} clock and $f_{C}/16$ clock is divided by 4 and input to this prescaler. This is selected by prescaler clock selection register SYSCR0 < PRCK1:0>

Resetting sets < PRCK1:0 > to "00" and selects the frpH clock input divided by 4.

The baud rate generator selects between 4 clock inputs ϕ T0, ϕ T2, ϕ T8, and ϕ T32 among the prescaler outputs.

The prescaler can be run or stopped by the timer operation control register TRUN<PRRUN>. Counting starts when <PRRUN> is set to "1", while the prescaler is cleared to zero and stops operation when <PRRUN> is set to "0".

When the IDLE1 mode (Operates only oscillator) is used, set TRUN < PRRUN > to "0" to reduce the power consumption of this prescaler before "HALT" instruction is executed.



2 Baud rate generator

Baud rate generator comprises a circuit that generates transmission and receiving clocks to determine the transfer rate of the serial channel.

The input clock to the baud rate generator, ϕ T0, ϕ T2, ϕ T8, or ϕ T32 is generated by the 9-bit prescaler which is shared by the timers. One of these input clocks is selected by the baud rate generator control register BR0CR<BR0CK1:0>.

The baud rate generator includes a 4-bit frequency divider, which divides frequency by 1 to 16 values to determine the transfer rate.

How to calculate a transfer rate when the baud rate generator is used is explained below.

• UART mode

Baud rate =
$$\frac{\text{Input clock of baud rate generator}}{\text{Frequency divisor of baud rate generator}} \div 16$$

Accordingly, when source clock fc is 12.288 MHz, input clock is ϕ T2 (fc/16), and frequency divisor is 5, the transfer rate in UART mode becomes as follows:

 $\begin{tabular}{ll} * Clock condition \\ Clock gear: & 1 (fc) \\ Prescaler clock: & f_{FPH} \end{tabular}$

Baud rate =
$$\frac{\text{fc/16}}{5}$$
 $\div 16$
= $12.288 \times 10^{6} \div 16 \div 5 \div 16 = 9600 \text{ (bps)}$

The maximum baud rate of this baud rate generator is 307.2 kbps. Table 3.8.2 shows an example of the transfer rate in UART mode.

Also with 8-bit timer 2, the serial channel can get a transfer rate. Table 3.8.3 shows an example of baud rate using timer 2.

Table 3.8.2 Selection of UART Transfer Rate (1) (When baud rate generator is used)
Unit (kbps)

					Unit (Kbps)
fc [MHz]	Input Clock Frequency Divisor	φT0 (4/fc)	φT2 (16/fc)	φT8 (64/fc)	φT32 (256/fc)
9.830400	1	153.600	38.400	9.600	2.400
1	2	76.800	19.200	4.800	1.200
1	4	38.400	9.600	2,400	0.600
1	8	19.200	4.800	1)200	0.300
^	16	9.600	2.400	0.600	0.150
12.288000	5	38.400	9.600	2.400	0.600
1	10	19.200	4.800	1.200	0.300
14.745600	1	230.400	57.600	14.400	3.600
1	3	76.800	19.200	4.800	1.200
↑	6	38.400	9.600	2.400	0.600
1	12	19.200	4.800	1.200	0.300
17.2032	7	38.400	9.600	2.400	0.600
1	14	19.200	4.800	1.200	0.300
19.6608	2	153.600	38.400	9.600	2.400
<u> </u>	4	76.800	19.200	4.800	1.200
1	8	38.400	9.600	2.400	0.600
1	16	19.200	4.800	/	0.300

Note: This table is calculated when fc/1 is selected as a clock gear, and the system clock as a prescaler clock.

Table 3.8.3 Selection of UART Transfer Rate (2) (when timer 2 (Input clock & T1) is used)

Unit (kbps)

						Office (RD p3)
19.6608 MHz	14.7456 MHz	12.288 MHz	12 MHz	9.8304 MHz	8 MHz	6.144 MHz
153.6	115.2	96	77/	76.8	62.5	48
/76.8	57.6	48	$\langle \rangle \rangle \rangle$	38.4	31.25	24
51.2	38.4	32	31.25			16
38.4	28.8 〈	24	>	19.2		12
30.72	23.04	19.2				9.6
19.2	14.4	12		9.6		6
15.36	11.52	9.6				4.8
9.60	7.20	6		4.8		3
7.68	5.76	4.8				2.4
	MHz 153,6 76.8 51.2 38.4 30.72 19.2 15.36 9.60	MHz MHz 153.6 115.2 76.8 57.6 51.2 38.4 38.4 28.8 30.72 23.04 19.2 14.4 15.36 11.52 9.60 7.20	MHz MHz MHz 153.6 115.2 96 76.8 57.6 48 51.2 38.4 32 38.4 28.8 24 30.72 23.04 19.2 19.2 14.4 12 15.36 11.52 9.6 9.60 7.20 6	MHz MHz MHz MHz 153.6 115.2 96 76.8 57.6 48 51.2 38.4 32 31.25 38.4 28.8 24 30.72 23.04 19.2 19.2 14.4 12 15.36 11.52 9.6 9.60 7.20 6	MHz MHz <td>MHz MHz MHz</td>	MHz MHz

How to calculate the transfer rate (when timer 2 is used):

Transfer rate = The clock frequency selected by the register SYSCR0 < PRCK1, 0 > TREG2 ×
$$\underline{8}$$
 × 16 (When Timer 2 (Input clock ϕ T1) is used)

Note: This table is calculated when fc/1 is selected as a clock gear, and f_{FPH} as a prescaler clock.

3 Serial clock generation circuit

This circuit generates the basic clock for transmitting and receiving data.

UART mode

According to the setting of SC0MOD<SC1:0>, the above baud rate generator clock, internal clock ϕ 1 (Max 625 kbps at fc=20 MHz), the match detect signal from timer 2, or external clock SCLK0 will be selected to generate the basic clock SIOCLK.

4 Receiving counter

The receiving counter is a 4-bit binary counter used in UART mode and counts up by SIOCLK clock. 16 pulses of SIOCLK are used for receiving 1 bit of data, and the data bit is sampled three times at 7th, 8th and 9th clock.

With the three samples, the received data is evaluated by the rule of majority.

For example, if the sampled data bit is "1", "0" and "1" at 7th, 8th and 9th clock respectively, the received data is evaluated as "1". The sampled data "0", "0" and "1" is evaluated that the received data is "0".

5 Receiving control

UART mode

The receiving control has a circuit for detecting the start bit by the rule of majority. When two or more "0" are detected during 3 samples, it is recognized as start bit and the receiving operation is started.

Data being received are also evaluated by the rule of majority.

6 Receiving buffer

To prevent overrun error, the receiving buffer has a double buffer structure.

Received data are stored one bit by one bit in the receiving buffer 1 (Shift register type). When 7 bits or 8 bits of data is stored in the receiving buffer 1, the stored data are transferred to the receiving buffer 2 (SC0BUF), generating an interrupt INTRX0. The CPU reads only receiving buffer 2 (SC0BUF). Even before the CPU reads the receiving buffer 2 (SC0BUF), the received data can be stored in the receiving buffer 1. However, unless the receiving buffer 2 (SC0BUF) is read before all bits of the next data are received by the receiving buffer 1, an overrun error occurs. If an overrun error occurs, the contents of the receiving buffer 1 will be lost, although the contents of the receiving buffer 2 and SC0CR < RB8 > is still preserved.

The parity bit added in 8-bit UART mode and the most significant bit (MSB) in 9-bit UART mode are stored in SCOCR < RB8 >.

When in 9-bit UART mode, the wake-up function of the slave controllers is enabled by setting SC0MOD<WU> to "1", and interrupt INTRX0 occurs only when SC0CR<RB8> is set to "1".

7 Transmission counter

Transmission counter is a 4-bit binary counter which is used in UART mode and counts by SIOCLK clock, generating TXDCLK every 16 clock pulses.




Figure 3.8.12 Generation of Transmission Clock

(8) Transmission controller

UART mode

When transmission data are written in the transmission buffer sent from the CPU, transmission starts at the rising edge of the next TXDCLK, generating a transmission shift clock TXDSFT.

9 Transmission buffer

Transmission buffer (SC0BUF) shifts out and sends the transmission data written from the CPU from the least significant bit (LSB) in order. When all bits are shifted out, the transmission buffer becomes empty and generates INTTX0 interrupt.

10 Parity control circuit

When serial channel control register SCOCR < PE > is set to "1", it is possible to transmit and receive data with parity. However, parity can be added only in 7-bit UART or 8-bit UART mode. With SCOCR < EVEN > register, even (odd) parity can be selected.

For transmission, parity is automatically generated according to the data written in the transmission buffer SC0BUF, and data are transmitted after being stored in SC0BUF<TB7> when in 7-bit UART mode while in SC0MOD<TB8> when in 8-bit UART mode. <PE> and <EVEN> must be set before transmission data are written in the transmission buffer.

For receiving, data are shifted in the receiving buffer 1, and parity is added after the data are transferred in the receiving buffer 2 (SC0BUF), and then compared with SC0BUF<RB7> when in 7-bit UART mode and with SC0MOD<RB8> when in 8-bit UART mode. If they are not equal, a parity error occurs, and SC0CR<PERR> flag is set.

1 Error flag

Three error flags are provided to increase the reliability of receiving data.

1. Overrun error <OERR>

If all bits of the next data are received in receiving buffer 1 while valid data are stored in receiving buffer 2 (SC0BUF), an overrun error will occur.

2. Parity error < PERR >

The parity generated for the data shifted in receiving buffer 2 (SC0BUF) is compared with the parity bit received from RXD pin. If they are not equal, a parity error occurs.

3. Framing error < FERR>

The stop bit of received data is sampled three times around the center. If the majority is "0", a framing error occurs.



1 Signal generation timing

In UART mode

Receive

Mode	9-Bit	8-Bit + Parity	8-Bit, 7-Bit + Parity, 7-Bit
Timing for interrupt generation	Center of last bit (Bit8)	Center of last bit (Parity bit)	Center of stop bit
Timing for framing error generation	Center of stop bit	Center of stop bit	Center of stop bit
Timing for parity error generation		Center of last bit (Parity bit)	Center of stop bit
Timing for overrun error generation	Center of last bit (Bit8)	Center of last bit (Parity bit)	Center of stop bit

Note: In 9-Bit and 8-Bit + Parity mode, interrupts coincide with the ninth bit pulse. Thus, when servicing the interrupt, it is necessary to wait for a 1-bit period (to allow the stop bit to be transferred) to allow checking for a framing error.

Send


Mode	9-Bit	8-Bit + Parity	8-Bit, 7-Bit + Parity, 7-Bit
Timing for interrupt generation	Immediately before stop bit sent	←	+

3.8.3 Operational Description

(1) Mode 1 (7-bit UART mode)

7-bit mode can be set by setting serial channel mode register SC0MOD < SM1:0 > to "01". In this mode, a parity bit can be added, and the addition of a parity bit can be enabled or disabled by serial channel control register SC0CR < PE >, and even parity or odd parity is selected by SC0CR < EVEN > when < PE > is set to "1" (enable).

Setting example: When transmitting data with the following format, the control registers should be set as described below.




```
7 6 5 4 3 2 1 0
P6CR
        ← X X - - - - 1
                                  Select P60 as the TXD pin.
       ← X X - X - - X 1
P6FC
                                   Set 7-bit UART mode.
SCOMOD \leftarrow X 0 - X 0 1 0 1
                                   Add an even parity.
SCOCR ← X 1 1 X X X 0 0
                                   Set transfer rate at 2400 bps.
BROCR + 0 X 1 0 0 1 0 1
                                   Start the prescaler for the baud rate generator.
TRUN
       ← 1 X - - - - -
                                   Enable INTTX0 interrupt and set interrupt level 4.
INTES0 ← 1 1 0 0 - -
                                   Set data for transmission.
SCOBUF ← * *
```

X: Don't care, -: No change

(2) Mode 2 (8-bit UART mode)

8-bit UART mode can be specified by setting SC0MOD < SM1:0> to "10". In this mode, parity bit can be added, the addition of a parity bit is enabled or disabled by SC0CR < PE>, and even parity or odd parity is selected by SC0CR < EVEN> when < PE> is set to "1" (Enable).

Setting example: When receiving data with the following format, the control register should be set as described below.



Main setting

```
7 6 5 4 3 2 1 0

P6CR ← X X - - - - 0 - Select P61 (RXD) as the input pin.

SCOMOD ← - 0 1 X 1 0 0 1 Enable receiving in 8-bit UART mode.

SCOCR ← X 0 1 X X X 0 0 Add an odd parity.

BROCR ← 0 X 0 1 0 1 0 1 Set transfer rate at 9600 bps.

TRUN ← 1 X - - - - - - - Start the prescaler for the baud rate generator.

INTES0 ← - - - - 1 1 0 0 Enable INTRX0 interrupt and set interrupt level 4.
```

Interrupt processing

```
Acc ← SCOCR AND 00011100
if Acc ≠ 0 then ERROR
Acc ← SCOBUF

X: Don't care, -: No change
```


(3) Mode 3 (9-bit UART mode)

9-bit UART mode can be specified by setting SC0MOD<SM1:0> to "11". In this mode, parity bit cannot be added.

For transmission, the MSB (9th bit) is written in SC0MOD<TB8>, while in receiving it is stored in SC0CR<RB8>. For writing and reading the buffer, the MSB is read or written first then SC0BUF.

Wake-up function

In 9-bit UART mode, the wake-up function of slave controllers is enabled by setting SC0MOD<WU> to "1". The interrupt INTRX0 occurs only when <RB8> = 1.




Note: TXD pin of the slave controllers must be in open drain output mode.


Figure 3.8.13 Serial Link Using Wakeup Function

Protocol

- ① Select the 9-bit UART mode for the master and slave controllers.
- ② Set SC0MOD<WU> bit of each slave controller to "1" to enable data receiving.
- 3 The master controller transmits one-frame data including the 8-bit select code for the slave controllers. The MSB (Bit8) < TB8 > is set to "1".




- 4 Each slave controller receives the above frame, and clears WU bit to "0" if the above select code matches its own select code.
- 5 The master controller transmits data to the specified slave controller whose SC0MOD<WU> bit is cleared to "0". The MSB (Bit8)<TB8> is cleared to "0".



- 6 The other slave controllers (with the <WU> bit remaining at "1") ignore the receiving data because their MSBs (Bit 8 or <RB8>) are set to "0" to disable the interrupt INTRX0.
 - The slave controllers (<WU>=0) can transmit data to the master controller, and it is possible to indicate the end of data receiving to the master controller by this transmission.



Setting example: To link two slave controllers serially with the master controller, and use the internal clock $\phi 1$ as the transfer clock.



Since serial channels 0 and 1 operate in exactly the same way, channel 0 is used for the purposes of explanation.

• Setting the master controller

Main

INTTX0 interrupt

Setting the slave controller 2


Main(

INTRX0 interrupt

3.9 Analog/Digital Converter

TMP93CS36 incorporate a high-speed, high-precision 10-bit analog/digital converter (AD converter) with 4-channel analog input.

Figure 3.9.1 is a block diagram of the AD converter. The 6-channel analog input pins (AN0 to AN3) are also used as input-only port P5 and can be also used as input ports.



Note 1: When the power supply current is reduced in IDLE2, IDLE1, STOP mode, there is possible to set a standby enabling the internal comparator due to a timing. Stop operation of AD converter before execution of "HALT" instruction.

Note 2: In regard to the lowest operation frequency. The operation of AD converter is guaranteed with clock of $f_{FPH} \ge 4$ MHz.

3.9.1 Analog/Digital Converter Registers

AD converter is controlled by two AD mode control registers (ADMOD0 and ADMOD1). AD conversion result is stored in eight AD conversion result registers (ADREG04H/L, ADREG15H/L, ADREG2H/L, ADREG3H/L).




Figure 3.9.2 Register for AD Converter (1/4)

AD Mode Control Register 1

ADMOD1 (005FH)

	7	6	5	4	3	2	1	0
Bit symbol	VREFON				ADTRGE	ADCH2	ADCH1	ADCH0
Read/Write	R/W					R/	w	
After reset	1				0	0	0	0
Function	String resistance 0: OFF 1: ON				External trigger start control 0: Disable 1: Enable	Anal	og input cha selection	nnel
		· ·	·	·				·

Analog input channel selection

<scan></scan>	0	
	(Channel)	(Channel)
<adch2:0></adch2:0>	\ fix \	scan
000	AN0	ANO
001	AN1	AN0→AN1
010	AN2	AN0→AN1→AN2
011 (Note) <	AN3	AN0→AN1→AN2→AN3
100		
101	rocorund	
110	reserved	
111		

→ Conversion start control by external trigger (ADTRG pin input)

Q (Disable	4
1	Enable	

Analog reference voltage control

	_	/ /- '
0	OFF	
7	ON	

Note: Set the <VREFON> bit to "1" before starting conversion (write "1" to ADMOD0 < ADS >).

Note: As the AN3 and the \overline{ADTRG} are the same pin, <ADCH2:0> = "011" can't be set when <ADTRGE> is set to 1 and \overline{ADTRG} is used.

Figure 3.9.3 Register for AD Converter (2/4)




Figure 3.9.4 Registers for AD Converter (3/4)

registers clears <ADRxRF> to "0".




Figure 3.9.5 Registers for AD Converter (4/4)

ADREGxL registers clears < ADRxRF > to "0".

3.9.2 Operation

(1) Analog reference voltage

High analog reference voltage is applied to the VREFH pin, and low analog reference voltage is applied to the VREFL pin. The voltage between VREFH and VREFL is divided into 1024 increments using a string resistor. AD conversion is based on comparing the analog input voltage with these reference voltage increments.

To turn the switch between VREFH and VREFL off, write "0" to the ADMOD1 < VREFON > bit. To start AD conversion when the switch is off, first write "1" to < VREFON >. After that, wait at 3 μ s long enough to get the stabilized oscillation, write "1" to ADMOD0 < ADS >.

(2) Selecting analog input channels

The procedure for selecting analog input channels depends on the operating mode of the AD converter.

- When analog input channel is used to fix (ADMOD0 < SCAN >= "0")
 To set ADMOD1 < ADCH2:0 >, selecting one channel from analog input pins AN0 to AN3.
- When analog input channel is used to scan (ADMOD0 < SCAN > = "1")
 To set ADMOD1 < ADCH2:0 > , selecting one channel from 4 scan mode.

Table 3.9.1 shows the analog input channel selection in each operating mode.

111

A reset initializes AD mode control register ADMOD1 < ADCH2:0 > to "000", selecting pin AN0 for the AD converter input.

The pins not used as analog input channels can be used as general-purpose input ports (P5).

Fixed Channel Channel Scan <ADCH2 to 0> $\langle SCAN \rangle = 0$ $\langle SCAN \rangle = 1$ 000 AN0 AN0 001 AN1 AN0-AN1 010 AN2 AN0→AN1→AN2 01/1 AN3 AN0→AN1→AN2→AN3 100 101 Reserved 110

Table 3.9.1 Analog Input Channel Selection

(3) Starting AD conversion

AD conversion starts when ADMOD0<ADS> to "1", or ADMOD1<ADTRGE> is set to "1" and the falling edge is input through ADTRG pin.

When AD conversion starts, AD conversion busy flag ADMOD0<ADBF>is set to "1", indicating AD conversion is in progress.

Writing "1" to <ADS> while conversion is in progress restarts the conversion. Check the conversion result stored flag ADREGxL<ADRxRF> to determine whether the AD conversion data are valid at this time.

Inputting the falling edge to the ADTRG pin while conversion is in progress is invalid.

(4) AD conversion modes and completion interrupt

Follow the four AD conversion modes are supported.

- Fixed channel single conversion mode
- Channel scan single conversion mode
- Fixed channel repeat conversion mode
- Channel scan repeat conversion mode

AD conversion mode can selected by setting AD mode control register ADMODO < REPET, SCAN >. When AD conversion ends, AD conversion completion interrupt INTAD request occurs. And the ADMODO < EOCF > flag is set to "1" to indicate that AD conversion has completed.

① Fixed channel single conversion mode

Fixed channel single conversion mode can be specified by setting ADMOD0 < REPET, SCAN > to "00". In this mode, conversion of the specified single channel is executed once only. After conversion is completed, ADMOD0 < EOCF > is set to "1", ADMOD0 < ADBF > is cleared to "0" and occurs INTAD interrupt request.

② Channel scan single conversion mode

Channel scan single conversion mode can be specified by setting ADMODO < REPET, SCAN > to "01". In this mode, conversion of the specified channel are executed once only. After conversion is completed, ADMODO < EOCF > is set to "1", ADMODO < ADBF > is cleared to "0" and occurs INTAD interrupt request.

3 Fixed channel repeat conversion mode

Fixed channel repeat conversion mode can be specified by setting ADMOD0 < REPET, SCAN > to "10". In this mode, conversion of the specified single channel is executed repeatedly. After conversion is completed, ADMOD0 < EOCF > is set to "1", ADMOD0 < ADBF > remains "1", not changed to "0". The timing of INTAD interrupt request can selected by setting of ADMOD0 < ITM0 >.

When $\langle \text{ITM0} \rangle$ is set to "0", interrupt request occurs after every conversion.

When <ITM0> is set to "1", interrupt request occurs after every fourth conversion.

4 Channel scan repeat conversion mode

Channel scan repeat conversion mode can be specified by setting ADMOD0 < REPET, SCAN > to "11". In this mode, specified channels are converted repeatedly. After every scan convert completion, ADMOD0 < EOCF > is set to "1" and INTAD interrupt request occurs. ADMOD0 < ADBF > remains "1", not changed to "0".

To stop the repeat conversion mode (③ and ④ modes), write "0" to ADMOD0<REPET>. After the current conversion is completed repeat conversion mode is terminated, and ADMOD0<ADBF> is cleared to "0".

If the device enters the IDLE2, IDLE1 or STOP modes during AD conversion, the conversion halts immediately. After the HALT mode is released, AD conversion restarts from the beginning in repeat conversion mode (3 and 4), it does not restart in single conversion mode (1 and 2).

Table 3.9.2 shows the relations between AD conversion modes and interrupt request.

Table 3.9.2 Relation between AD Conversion Modes and Interrupt Request

Mode	Interrupt Request		ADMOD0	
***	Timing	<itm0></itm0>	<repet></repet>	<\$CAN>
Fixed channel single conversion mode	After conversion	×		0
Channel scan single conversion mode	After conversion	х (1
Fixed channel repeat conversion mode (Every conversion)	After every conversion	0	1	0
Fixed channel repeat conversion mode (Every fourth conversion)	After every fourth conversion	1)) '	, and the second
Channel scan repeat conversion mode	After every scan conversion	х	1	1





- (5) AD conversion time
 - 140 states (14 μ s at fc = 20 MHz) are required for AD conversion of one channel.
- (6) Storing and reading the AD conversion result

AD conversion results are stored in AD conversion result registers high/low (ADREG04H/L to ADREG3H/L). These registers are read only.

In fixed channel repeat conversion mode, AD conversion results are stored in order from ADREG04H/L to ADREG3H/L. Except in this mode, AD conversion results for channel ANO, AN1, AN2, AN3 are stored severally ADREG04H/L, ADREG15H/L, ADREG2H/L, ADREG3H/L.

Table 3.9.3 shows correspondence between analog input channels and AD conversion result registers.

Table 3.9.3 Correspondence Between Analog Input Channels and AD Conversion Result Registers

	/	/ / / A 🔻			
·	AD Conversion Result Registers				
Analog Input Channel (port 5)	Conversion Modes Except Right	Fixed Channel Repeat Conversion Mode (Every fourth conversion)			
AN0	ADREG04H/L	ADREG04H/L			
AN1	ADREG15H/L	ADREG15H/L			
AN2	ADREG2H/L	ADREG2H/L			
AN3	ADREG3H/L	ADREG3H/L —			

AD conversion result registers bit "0" is AD conversion result stored flag <ADRxRF>. The flag shows that whether those registers are read or not. When AD conversion results are stored in those registers (ADREGxH or ADREGxL), this flag is set to "1". When each register is read, this flag is cleared to "0", and AD conversion end flag ADMOD0 <EOCF> is also cleared to "0".



Setting example:

① This example converts the analog input voltage at the AN3 pin. The INTAD interrupt routine writes the result to memory address 0800H.

Main routine setting:

```
7 6 5 4 3 2 1 0
```

```
      INTEOAD ← 1 1 0 0 - - - -
      Enables INTAD and sets level 4.

      ADMOD1 ← 1 X X X 0 0 1 1
      Sets analog input channel to AN3.

      ADMOD0 ← X X 0 0 0 0 0 1
      Starts AD conversion in fixed channel single conversion mode.
```

Example of interrupt routine processing:

WA ← ADI	REG3 Reads ADREG: (16 bits).	3L and ADREG3H values and writes them to WA
WA >>	6 Shifts right W	A six times and zero-fills the upper bits.
(0800H) ← WA	Writes conten	ts of WA to memory address 0800H.

2 This example repeatedly converts the analog input voltages at pins ANO to AN2, using channel scan repeat conversion mode.

```
      INTEOAD ← 1 0 0 0 - - - -
      Disables INTAD.

      ADMOD1 ← 1 X X X 0 0 1 0
      Sets AN0 to AN2 as analog input channels.

      ADMOD0 ← X X 0 0 0 1 1 1
      Starts AD conversion in channel scan repeat conversion mode.
```

X: Don't care, -: No change



3.10 Watchdog Timer (Runaway detecting timer), Warm-up Timer

TMP93CS36 contains a watchdog timer of runaway detecting.

The watchdog timer (WDT) is used to return the CPU to the normal state when it detects that the CPU has started to malfunction (Runaway) due to causes such as noise. When the watchdog timer detects a malfunction, it generates a non-maskable interrupt INTWD to notify the CPU of the malfunction.

Connecting the watchdog timer output to the reset pin internally forces a reset.

This watchdog timer consists of 7-stage and 15-stage binary counters.

These binary counters are also used as a warm-up timer for the internal oscillator stabilization. This is used for releasing the STOP.

3.10.1 Configuration

Figure 3.10.1 shows the block diagram of the watchdog timer (WDT).




Figure 3.10.1 Block Diagram of Watchdog Timer/Warm-up Timer

The watchdog timer consists of 7-stage and 15-stage binary counters which use system clock (f_{SYS}) as the input clock. The 15-stage binary counter has $f_{SYS}/2^{15}$, $f_{SYS}/2^{17}$, $f_{SYS}/2^{19}$ and $f_{SYS}/2^{21}$ output. Selecting one of the outputs with the WDMOD < WDTP1:0 > register generates a watchdog interrupt when an overflow occurs. The binary counter for the watchdog timer should be cleared to "0" with runaway detecting result software (instruction) before an interrupt occurs.

Example:

LDW (WDMOD), B100H; Disable

LD (WDCR), 4EH; Write clear code SET 7, (WDMOD); Enable again

The runaway detecting result can also be connected to the reset pin internally. In this case, the watchdog timer resets itself.




Figure 3.10.2 Normal Mode




Figure 3.10.3 Reset Mode

For warm-up counter, 2^7 and 2^9 output of 15-stage binary counter can be selected using WDMOD<WARM> register. When a stable-external oscillator is used, shorter warm-up time is available using T45CR<QCU> register. When <QCU>=1, counting value 2^7 is selected.

When the watchdog timer is in operation, this shorter warm-up time function cannot be available. This function can be available by setting <QCU>=0.

3.10.2 Control Registers

Watchdog timer WDT is controlled by two control registers WDMOD and WDCR.

- (1) Watchdog timer mode register (WDMOD)
 - ① Setting the detecting time of watchdog timer <WDTP>

This 2-bit register is used to set the watchdog timer interrupt time for detecting the runaway. This register is initialized to WDMOD<WDTP1:0>=00 when reset. The defecting time of WDT is shown Table 3.11.1.

② Watchdog timer enable/disable control register <WDTE>

When reset, WDMOD<WDTE> is initialized to "1" enable the watchdog timer. To disable, it is necessary to set this bit to "0" and write the disable code (B1H) in the watchdog timer control register WDCR. This makes it difficult for the watchdog timer to be disabled by runaway. However, it is possible to return from the disable state to enable state by merely setting <WDTE> to "1".

3 Watchdog timer out reset connection < RESCR >

This register is used to connect the output of the watchdog timer with RESET terminal, internally. Since WDMOD<RESCR>is initialized to 0 at reset, a reset by the watchdog timer will not be performed.

(2) Watchdog timer control register (WDCR)

This register is used to disable and clear of binary counter the watchdog timer function.

Disable control

By writting the disable code (B1H) in this WDCR register after clearing WDMOD<WDTE> to "0", the watchdog timer can be disabled.

Enable control

Set WDMOD < WDTE > to "1".

• Watchdog timer clear control


The binary counter can be cleared and resume counting by writing clear code (4EH) into the WDCR register.

WDCR \leftarrow 0 1 0 0 1 1 1 0 Write the clear code (4EH).

X: Don't care, -: No change

Watchdog Timer Mode Control Register

WDMOD (005CH)



Note: When the watchdog timer is in operation, T45CR < QCU > is set to "0".

Figure 3.10.4 Watchdog Timer Related Register (1/2)

Watchdog Timer Control Register

WDCR (005DH)

Readmodifywrite instruction is prohibited.

	7	6	5	4	3	2 1	0
Bit symbol				<u>-</u>	-		
Read/Write				٧	V	(())	
After reset		•	•	-	-		•
Function		WDT disabl					
		vi Dir cicali (

Disable/clear WDT
B1H Disable code

4EH Clear code
Others Don't set

Note: When the watchdog timer is in operation, T45CR < QCU > is set to "0".

Figure 3.10.4 Watchdog Timer Related Register (2/2)

Table 3.10.1 Watchdog Timer Detecting Time

at fc = 20 MHz

		1	/	81 1C = 20 WITE		
		Watchdog Timer Detecting Time				
Gear Value <gear2:0></gear2:0>	WDMOD <wdtp1:0></wdtp1:0>					
	00	.01	10	11		
000 (fc)	3.277 ms	13.107 ms	52.429 ms	209.715 ms		
001 (fc/2)	6.554 ms	26,214 ms	104.858 ms	419.430 ms		
010 (fc/4)	13.107 ms	52.429 ms	209.715 ms	838.861 ms		
011 (fc/8)	26.214 ms	104.858 ms	419.430 ms	1.678 s		
100 (fc/16)	52.429 ms	209.715 ms	838.861 ms	3.355 s		

3.10.3 Operation

The watchdog timer generates interrupt INTWD after the detecting time set in the WDMOD<NDTP1:0>. The watchdog timer must be zero-cleared by software before an INTWD interrupt is generated. If the CPU malfunctions (Runaway) due to causes such as noise, but does not execute the instruction used to clear the binary counter, the binary counter overflows and an INTWD interrupt is generated. The CPU detects malfunction (Runaway) due to the INTWD interrupt and it is possible to return to normal operation by an anti-mulfunction program. By connecting the watchdog timer out pin to peripheral devices' resets, a CPU malfunction can also be acknowledged to other devices.

The watchdog timer restarts operation immediately after resetting is released.

The watchdog timer stops its operation in the IDLE1 and STOP modes. In the RUN and IDLE2 modes, the watchdog timer is enabled.

However, the function can be disabled when entering the RUN, IDLE2 mode.

Example:

① Clear the binary counter

WDCR ← 0 1 0 0 1 1 1 0

Write clear code (4EH):

2 Set the watchdog timer detecting time to 217/f_{SYS}

WDMOD
$$\leftarrow$$
 1 0 1 - - - X X

3 Disable the watchdog timer.

Clear WDTE to "0". Write disable code (B1H).

4 Set IDLE1 mode.

Disables WDT and sets IDLE1 mode.

Set the HALT mode

5 Set the STOP mode (warming up time: 216/fsys)

WDMOD
$$\leftarrow$$
 - - 1 0 1 X X Executes HALT command.

Set the STOP mode. Set the HALT mode.

X: Don't care, -: No change

4. Electrical Characteristics

4.1 Maximum Ratings

"X" used in an expression shows a cycle of clock f_{FPH}. If a clock gear or a low speed oscillator is selected, a value of "X" is different. The value as an example is gear = 1/fc (SYSCR1 < GEAR 2:0 > = "000").

Parameter	Symbol	Rating	Unit
Power Supply Voltage	Vcc	- 0.5 to 6.5	V
Input Voltage	V _{IN}	-0.5 to Vcc + 0.5	V
Output Current (Per 1 pin) P7	I _{OL1}	20	mA
Output Current (Per 1 pin) except P7	I _{OL2}	2	mA
Output Current (total)	ΣI_{OL}	120	mA
Output Current (total)	∑ l _{OH}	- 80	mA
Power Dissipation (Ta = 85° C)	P_{D}	350	mVV
Soldering Temperature (10 s)	T _{SOLDER}	260 🔷	
Storage Temperature	T _{STG}	- 65 to 150	70
Operating Temperature	TOPR	- 40 to 85	Ç

Note: The maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no maximum rating value will ever be exceeded.

Point of Note about Solderability of Lead Free Products (Attach "G" to package name)

Test Parameter	Test Condition	Note
Solderability	 (1) Use of Sn-63Pb solder bath Solder bath temperature = 230°C, dipping time = 5 seconds The number of times = one, use of R-type flux (2) Use of Sn-3.0Ag-0.5Cu solder bath Solder bath temperature = 245°C, dipping time = 5 seconds The number of times = one, use of R-type flux (use of lead free) 	Pass: solderability rate until forming ≥ 95%



4.2 DC Characteristics (1/2)

 $Ta = -40 \text{ to } 85^{\circ}C$

	Parameter	Symbol	Condition	Min	Typ. (Note)	Max	Unit
Power	er Supply Voltage	oly Voltage Vcc fc = 4 to 20 MHz		4.5		5.5	V
FOW	er supply voltage	VCC	fc = 4 to 12.5 MHz	2.7	(()>	5.5	l V
Φ	Port 0, 1	V _{IL}	Vcc ≥ 4.5 V			0.8	
t age	1010, 1	VIL	Vcc < 4.5 V	~ ((7/^	0.6	
_	Port3 to 7 (except P35)	V_{IL1}		-0.3	(\mathcal{O})	0.3 Vcc	
<u>~</u>	RESET, INTO	V_{IL2}	Vcc = 2.7 to 5.5 V			0.25 Vcc	
_ §	ĒA	V_{IL3}	VCC = 2.7 to 5.5 V	(())	\supset	0.3	
	X1	V _{IL4}			1	0.2 Vcc] V
ag e	Port 0, 1	V _{IH}	Vcc ≥ 4.5 V	2.2	((
t a			Vcc < 4.5 V	2.0	4		
-	Port3 to 7 (except P35)	V _{IH1}		0.7 vcc	32	Var. 0.2	
u t ×	RESET, INTO	V_{IH2}	Vcc = 2.7 to 5.5 V	0.75 vcc		Vcc + 0.3	
n d n l gh	ĒA	V_{IH3}	VCC = 2.7 to 3.3 V	vcc – 0.3		\bigcirc	
_ <u>=</u>	X1	V_{IH4}		0.8 vcc	90	//	
Outp	out Low Voltage	V _{OL}	$I_{OL} = 1.6 \text{ mA}$ (Vcc = 2.7 to 5.5 V)	(0.45	٧
Outp	out Low Current (P7)	I _{OL7}	$V_{OL} = 1.0V$ $(V_{CC} = 5 V \pm 10\%)$ $(V_{CC} = 3 V \pm 10\%)$	16			mA
Outr	out High Voltage	V _{OH1}	$I_{OH} = -400 \mu\text{A}$ (Vcc = 3 ± 10%)	2.4			V
Cut	Dutput High Voltage		$I_{OH} = -400 \mu\text{A}$ (Vcc = 5 V ± 10%)	4.2			

Note: Typical values are for $Ta = 25^{\circ}C$ and $V_{CC} = 5$ V unless otherwise noted.



TOSHIBA

DC Characteristics (2/2)


Parameter	Symbol	Condition	Min	Typ.(Note1)	Max	Unit
Darlington Drive Current (8 Output Pins max.)	I _{DAR} (Note2)	$V_{EXT} = 1.5 \text{ V}$ $R_{EXT} = 1.1 \text{ k}\Omega$ (Vcc = 5 V ± 10% only)	-1.0		- 3.5	mA
Input Leakage Current	ILI	$0.0 \le V_{IN} \le V_{CC}$. (0	0.02	± 5	μΑ
Output Leakage Current	ILO	$0.2 \le V_{IN} \le V_{CC} - 0.2$		0.05	± 10	\int_{0}^{μ}
Power Down Voltage (at STOP, RAM Backup)	V _{STOP}	V _{IL2} = 0.2 Vcc, V _{IH2} = 0.8 Vcc	2.0	>	6.0	V
		Vcc = 5.5 V	45		130	
RESET Pull-up Resistance	R _{RST}	Vcc = 4.5 V	50		160	\mathbf{k}_{Ω}
RESET Full-up Resistance	I IVKS I	Vcc = 3.3 V	70	. 41	280] \\24
		Vcc = 2.7 V	90		400	
Pin Capacitance	C _{IO}	fc = 1 MHz ((// <				pF
Schmitt Width RESET, INTO	V _{TH}		0.4	1.0	\mathcal{D}	V
		Vcc = 5.5 V	45	7	130	
Programmable	R _{KH}	Vcc = 4.5 V	50 (160	\mathbf{k}_{Ω}
Pull-up Resistance	I INKH	Vcc = 3.3 V	70		280	
		Vcc = 2.7 V	(90)/.	\wedge	400	
NORMAL (Note3)	lcc	$Vcc = 5 V \pm 10\%$	$\langle \rangle$	19	25	
RUN	4	fc = 20 MHz		17	25	
IDLE2				10	15	
IDLE1				3.5	5	mA.
NORMAL (Note3)		$Vcc = 3 V \pm 10\%$	\/ /	6.5	10	٦'''^
RUN		fc = 12.5 MHz (Typ.: Vcc = 3.0 V)	-	5.0	9	
IDLE2	())	(Typ., vcc = 3.0 v)		3.0	5	
IDLE1				8.0	1.5	
(7)	\wedge	Ta ≤ 50°C			10	
STOP	<i>)</i>	Ta \leq 70°C Vcc = 2.7 V to 5.5 V		0.2	20	μ A
//)		Ta ≤ 85°C] [50	

Note 1: Typical values are for $Ta = 25^{\circ}C$ and $V_{CC} = 5$ V unless otherwise noted.

Note 2: I_{DAR} is guranteed for total of up to 8 ports.

Note 3: /Icc/measurement conditions (NORMAL, SLOW):

Only CPU is operational; output pins are open and input pins are fixed.



4.3 AD Conversion Characteristics

 $AV_{CC} = V_{CC}$, $AV_{SS} = V_{SS}$

Parameter	Symbol	Power Supply	Min	Typ.	Max	Unit
Analog Reference Voltage (+)	V	V _{CC} = 5 V ± 10%	V _{CC} – 0.2	Vcc	V _{cc}	
Analog Reference Voltage (+)	V _{REFH}	V _{CC} = 3 V ± 10%	V _{CC} – 0.2	(V _{ec} / \	V _{CC}	
Analog Reference Voltage (–)	V	V _{CC} = 5 V ± 10%	V _{SS}	V _{SS}	V _{SS} + 0.2] v
Analog Reference Voltage (-)	V_{REFL}	V _{CC} = 3 V ± 10%	V _{SS}	V _{SS}	V _{SS} + 0.2	
Analog Input Voltage Range	V _{AIN}		V _{REFL}		V _{REFH}	
Analog Current for Analog Reference Voltage		V _{CC} = 5 V ± 10%		0.5	1.5	mA
<pre><vrefon> = 1</vrefon></pre>	I_{REF} ($V_{REFL} = 0 V$)	V _{CC} = 3 V ± 10%		0.3	0.9) IIIA
<vrefon> = 0</vrefon>	(VKEPL - OV)	$V_{CC} = 2.7 \text{ to } 5.5 \text{ V}$		0.02	5.0	μΑ
Error		V _{CC} = 5 V ± 10%	$(\vee \angle)$	±1,0	±,3.0	LSB
(Except quantization errors)	_	V _{CC} = 3 V ± 10%)	± 1.0	±5.0	

Note 1: $1LSB = (V_{REFH} - V_{REFL})/2^{10} [V]$

Note 2: The operation above is guaranteed for $f_{\text{FPH}} \ge 4 \text{ MHz}$.

Note 3: The value I_{CC} includes the current which flows through the AVCC pin.

4.4 Event Counter Input Clock (External input clock: TI4, TI5, TI6, TI7)

Dorometer	Symbol	Varia	ble	12,5	MHz	20 [VIHz	Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Clock Cycle	t _{VCK} <	8X + 100		740		500		ns
Low Level Clock Pulse Width	tvckL	4X + 40		360		240		ns
High Level Clock Pulse Width	tvckh	4X + 40	7	360		240		ns

4.5 Interrupt and Capture Operation

(1) INTO Interrupts

Parameter	Cumbal	Variable		12.5 MHz		20 MHz		llni+	
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	
INTO Low Level Pulse Width	t _{INTAL}	/\dx		320		200		ns	
INTO High Level Pulse Width	t _{INTAH}	4X		320		200		ns	

(2) INT4 to INT7 Interrupts and Capture

	Parameter	Comple of	Variable		12.5 MHz		20 MHz		Unit
	Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
INT4 to INT7 Lo	INT4 to INT7 Low Level Pulse Width				420		300		ns
INT4 to INT7 Hi	t _{INTBH}	4X + 100		420		300		ns	

5. Table of Special Function Registers

The special function registers (SFRs) include the I/O ports and peripheral control registers allocated to the 128-bytes addresses from 000000H to 00007FH.

- (1) I/O port
- (2) I/O port control
- (3) Clock control
- (4) Interrupt control
- (5) Timer control
- (6) Serial channel control
- (7) AD converter control
- (8) Watchdog timer control

Configuration of the table

Symbol	Name	Address	7	⟨6(1	0 (SO V
								→ Bit symbol
			7		// _			Read/Write
		<	1			_/		→Initial value after reset
				>	# <u> </u>			→ Remarks
	Γ			~				

Note: "Prohibit RMW" in the table means that you cannot use RMW instructions on these registers.

Example: When setting only bit0 of register POCR, "SET 0, (0002H)" cannot be used. The LD (transfer) instruction must be used to write all eight bits.

Table 5 I/O Register Address Map

			bie 3 i/O Regis				
Address	Name	Address	Name	Address	Name	Address	Name
000000H	P0	20H	TRUN	40H	TREG6L	60H	ADREG04L
1H	P1	21H	(Reserved)	41H	TREG6H	61H	ADREG04H
2H	P0CR	22H	TREG0	42H	TREG7L /	62H	ADREG15L
3H	(Reserved)	23H	TREG1	43H	TREG7H	√/ 63H	ADREG15H
4H	P1CR	24H	T10MOD	44H	CAP3L	64H	ADREG2L
5H	P1FC	25H	TFFCR	45H	CAP3H	65H	ADREG2H
6H	(Reserved)	26H	TREG2	46H	CAP4L) / 66H	ADREG3L
7H	P3	27H	TREG3	47H	САР4Н	67H	ADREG3H
8H	(Reserved)	28H	T32MOD	48H	T5MOD	68H	(Reserved)
9H	(Reserved)	29H	TRDC	49H	T5FFCR	69H	(Reserved)
AH	P3CR	2AH		4AH	\mathcal{D}	6AH	(Reserved)
ВН	P3FC	2BH		4BH	$(// \land)$	6B⊬	(Reserved)
СН	P4	2CH	(Reserved)	4CH	Pocoryod		(Reserved)
DH		2DH	(Reserved)	4DH			CKOCR //
EH	P4CR	2EH		4EH		6EH	SYSCR0
FH	(Reserved)	2FH)	4FH	ノ	6FH	SYSCR1
10H	P4FC	30H	TREG4L	50H	SC0BUF	70H	INTE0AD
11H	(Reserved)	31H	TREG4H	51H	SCOCR	71H	INTE45
12H	P6	32H	TREG5L	52H	SCOMOD ((/)	72H	INTE67
13H	P7	33H	TREG5H	53H	BR0CR	√/ 73H	INTET10
14H	P6CR	34H	CAP1L	> 54H	SC1BUF	74H	INTET32
15H	P7CR		CAP1H		SC1CR	75H	INTET54
16H	P6FC		CAP2L		SC1MOD	76H	INTET76
17H			CAP2H		BR1CR	77H	INTEO54
18H			T4MOD	58H	l ~	78H	INTES0
19H		1.1	T4FFCR	59H	1	79H	INTES1
1AH			T45CR	5AH	X /,		(Reserved)
1BH	> (Reserved)	3BH		5BH	_ ~		IIMC
1CH		(sch			WDMOD	_	DMA0V
1DH		_, ₹DH	(Reserved)	\frown / \land	WDCR		DMA1V
1EH		3EH		//)	ADMOD0	7EH	
1FH	7 (\ //	3FH	J \\\\	5∲H	ADMOD1	7FH	DMA3V

Note: Do not access to addresses which do not have register names allocated.

(1) I/O port

Symbol	Name	Address	7	6	5	4	3	2	1	0
			P07	P06	P05	P04	P03	P02	P01	P00
P0	Port 0	00H				R/\	W			
				Data from	external po	rt (Output la	tch register	becomes un	defined.)	
			P17	P16	P15	P14	P13 /	P12	P11	P10
P1	Port 1	01H				R/\	w<	V/))		
				Data f	rom externa	l port (Outpu	ıt latch regis	ter is cleared	d to 0)	
					P35		\mathcal{A}	\> -	_	_
					R/W		1		R/W	
Р3	Port 3	07H			Data from external port (Output latch register is set to "1".)			0		1
								Always write "0".	Always writ (This bit is r	
			_	P46	P45	P44	P43	P42)	P41	
			R/W			R/	W			
P4	Port 4	0CH	0	Data	from extern	nal port (Out	put latch reg	gister is set to	o 1.)	
			Always write "0".	7			1/6			
						4	P53	P52	P51	P50
P5	Port 5	0DH		\mathcal{L}					R	
				\mathcal{L}			\\\	Data from e	xternal port	
			\rightarrow		_	P64	P63		P61	P60
P6	Port 6	12H			R/W	R/	<u> </u>	R/W	R/	
PO	PORT	(Prohibit RMW*)	X		0	Data from e port (Outpu register is se	ıt latch	0	Data from e port (Outpu register is se	t latch
				<i></i>	491				P71	P70
		()			W	<i>//</i>			R/	W
P7	Port 7	13H		H					Data from e port (Outpu register is se	t latch

Read/Write

R/W: Either read or write is possible

R: Only read is possible

W: Only write is possible

Prohibit RMW: Prohibit read-modify-write. (Prohibit RES/SET/TSET/CHG/STCF/ANDCF/ORCF/XORCF instruction)

 $\label{lem:prohibit} Prohibit RMW^*: Read-modify-write is prohibited when controlling the PU resistor.$

(2) I/O port control

Symbol	Name	Address	7	6	5	4	3	<u> </u>	1	0			
			P07C	P06C	P05C	P04C	P03C	P02C	P01C	P00C			
2062	Port 0	02H			•	· v	v						
P0CR	control	(Prohibit RMW)	0	0	0	0	0	(0	PO	0			
		1(10100)				0: Input	1: Output						
			P17C	P16C	P15C	P14C	P13C	/P12C	P11C	P10C			
	Port 1	04H			l	v		(())					
P1CR	control	(Prohibit RMW)	0	0	0	0		0	0	0			
		KIVIVV)			-		1: Output						
			P17F	P16F	P15F	P14F	P13F	P12F	P11F	P10F			
	Port 1	05H						1					
P1FC	function	(Prohibit	0	0	0	1 0	0	0 .	K (o)	0			
		RMW)				Always w							
					P35C	7 Vays V	The state of the s	L _(C	A-V				
					W		 	w	40				
P3CR	Port 3	0AH (Prohibit			/			0					
1 SCI	control	RMW)			0	- B	\rightarrow	/ 7 . \					
					0: Input 1: Output			Always write "0".					
					output	, in the second			_	_			
		ОВН			100				W				
P3FC	Port 3	(Prohibit					TX.)) ₀	T 0	0			
	function	RMW)	$\overline{}$	7		\rightarrow		Always	Always	Always			
								write "0".	write "0".	write "0".			
				P46C	P45C	P44C	P43C	P42C	P41C				
	Port 4	0EH			<u>/</u>	W							
P4CR	control	(Prohibit RMW)	0	~ <u>Q</u>	0	0	0	0	0				
		KIVIVV)	Always write "0".			0: Input	1: Output						
			(7)		1	P44F			P41F				
		10H	W/			W			W				
P4FC	Port 4 function	(Prohibit	0		427	0			0				
	Turiction	RM(W)	Always		(VZ	0; Port			0: Port				
			write "0".			1: TO4			1: TO3				
				1	\rightarrow	P64C	P63C	_	P61C	P60C			
	David Co	_ 14H					V	V					
P6CR	Port 6 control	(Prohibit			0	0	0	0	0	0			
	- CONT. CO.	RMW)		$\langle \gamma \rangle$	Always write "0".	0: Input 1: Outp	t out	Always write "0".	0: Inpu 1: Outp	t			
			 	1//-	-	_	T -	_	P71C	P70C			
	Port 7) 15H			I	V	V	I .		1			
P7CR	control	(Prohibit	> _((<u> </u>	_	- 	<u> </u>	T -	0	0			
<		RMW)	V> //	\cup	Alwavs v	vrite "1".	1	I.		1: Output			
			3	$\overline{}$			P63F	T -	31.11put	P60F			
		1611			w		4	/ V		W			
DCEC	Port 6	16H (Prohibit			0		0	0		0			
POFC	function (Pr				(Prohibit								
P6FC	function	RMW)			Always		0: Port	Always		0: Port			

(3) Clock control

Symbol	Name	Address	7	6	5	4	3	2	1	0
			_	_					_	CLKEN
	Clock		R/	W				7	R/	W
	output		0	0					0	0
CKOCR	control register	006DH	Always writ	te "0".					Always write "0".	CLK pin control 0:High-Z output 1:CLK output
			_	_	_	-	- F/	<i>ا</i> ل -	PRCK1	PRCK0
				,		R/	W			
	System		1	0	1	0 <	0	0	40	0
SYSCR0 clock control register 0		006EH	Always write "1".	Always write "0".	Always write "1".	Always write "0".	Always write "0".	write "0".	Select prescale 00: f _{FPH} 01: (Reserved) 10: fc/16 11: (Reserved)	
					4	Z	-	GEAR2	GEAR1	GEAR0
					d			RV	W	
							0		0	0
SYSCR1	System clock control register 1	006FH					Always write "0".	Select gear va 000: fc 001: fc/2 010: fc/4 011: fc/8 100: fc/16 101: (Resen 110: (Resen 111: (Resen	ved)	quency (fc)

(4) Interrupt control (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0			
	INT0/AD	0070H			ΓAD				Т0				
INTE0AD	enable		IADC	IADM2	IADM1	IADM0	IOC	10M2	10M1	10M0			
	register	(Prohibit	R/W		. W		R/W) W				
	register	PMW)	0	0	0	0	0	0	// 0	0			
	INT4/5	0071H			IT5			INT4					
INTE45	enable		I5C	15M2	15M1	15M0_	14¢ (/	/14M2	14M1	14M0			
1141243		(Prohibit	R/W		W		R/W		W				
	register	PMW)	0	0	0	0	0	0	0	0			
	INT6/7	0072H			IT7				T6				
INTE67	enable		I7C	17M2	17M1	17M0	\16C	16M2	16M1	16M0			
	register	(Prohibit	R/W		. W		R/W		W				
	register	PMW)	0	0	0	\O\	0	0	0	0			
	INTT1/0	0073H			Timer1)		*	INTTO (
INTET10	enable		IT1C	IT1M2	IT1M1	T1M0) ITOC	IT0M2	IT0M1	IT0M0			
	register	(Prohibit	R/W		w ((R/W) W_	/			
	register	PMW)	0	0	0	(0)	0 <	0 (1/0/5	0			
	INTT3/2	0074H		INTT3 (Timer3)			INTT2 (Timer2)	/			
INTET32	enable		IT3C	IT3M2	∐T3M1	113M0	IT2C	IT2M2	IT2M1	IT2M0			
11412132		(Prohibit	R/W	(W		R/W		<u> </u>				
	register	PMW)	0	0 <	0	0	0 ((0)	0	0			
	INTT5/4	0075H			(TREG5)			INTTR4					
INTET54	enable	(Prohibit	IT5C	IT5M2	IT5M1	IT5M0	/IT4C/	T4M2	IT4M1	IT4M0			
	register		R/W	7	<u> </u>		\R/VV))	W				
	register	PMW)	0 \	0	0	0	0	/ 0	0	0			
	INTT7/6 enable register	0076H (Prohibit PMW)			(TREG7)	(/		INTTR6					
INTET76			IT7C	IT7M2	IT7M1	T7M0	/T6C	IT6M2	IT6M1	IT6M0			
			R/W	1	<u> </u>		R/W		W				
		PIVIVV)	/ 0))0	0	0	V /0	0	0	0			
	INTTO5/4	0077H	INTTO5				~		TO4				
INTEO54	enable register	(Prohibit	ITØ5C	ITO5M2		TO2W0	ITO4C	ITO4M2	ITO4M1	ITO4M0			
		PMW)	R/W		W		R/W		W				
	register	FIVIVV	<u>)</u>	0	10	170	0	0	0	0			
	INTRX0/TX0	0078H			TX0				RX0				
INTES0	enable register	(Prohibit) ITX0C	ITX0M2		DITX0M0	IRX0C	IRX0M2	IRX0M1	IRX0M0			
		PMW)	R/W		<u> </u>		R/W		W				
		i ivivv)	0 <	0\\	(0)	0	0	0	0	0			
	INTRX1/TX1	0079H			TX1/			INT					
INTES1				. [(Prohibit	ITX1C	ITX1M2	ITX1M1	ITX1M0	IRX1C	IRX1M2	IRX1M1	IRX1M0
	register	PMW)	R/W		<u> </u>		R/W		W				
	register	· FIVIVV)	0	0	0	0	0	0	0	0			
							\Box						
			\wedge										
	lxxM2	lxxM1/	lxxM	0		Function	(Write)						
	0	0											
. ()	1) 6	l o	0 Prohibits interrupt request. 1 Sets interrupt request level to "1".										
	7 0 ^>		0 Sets interrupt request level to "2".										
	0 1	1/)) 1			t request le			1				
		0	0 Sets interrupt request level t						1				
			_			1 Sets interrupt request level to "5". 0 Sets interrupt request level to "6".							
	1 2	0	1	Set	s interrupt	t request le	evel to "5"						
	1 2		1 0	Set Set	s interrup	t request le	evel to "6"						
	1 2		1	Set Set	s interrup	t request le t request le errupt requ	evel to "6"						
	1 1		1 0 1	Set Set Pro	s interrup	t request le	evel to "6" lest.	-		7			
	1 1 1	0	1 0 1	Set Set Pro (Read)	s interrupt s interrupt phibits inte	t request le errupt requ	evel to "6" lest. Function	(Write)	Flag.]			
	1 1	0 1 1 Indica	1 0 1	Set Set Pro (Read) errupt req	s interrupt s interrupt shibits inte	t request le rrupt requ Clear	evel to "6" lest.	(Write) t request f					

Interrupt control (2/2)

Symbol	Name	Address	7	6	5	4	3	_2	1	0		
I Ι ΣΙΛΙΔΩΛ/ Ι	Micro	7CH (Prohibit				DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0		
	DMA 0					W						
	request	RMW)				0	0	0	0	0		
	vector	,				Micro DMA0 start vector						
	Micro					DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0		
DMA1V	DMA 1	7DH (Prohibit				W						
DIVIATV	request	RMW)				0	0	0	0	0		
	vector	,					Micro	DMA1 start	vector			
	Micro DMA 2 request					DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0		
DMA2V		7EH (Prohibit RMW)				4		W	11	>		
DIVIAZV							0	0 (0	0		
	vector					Micro DMA2 start vector						
	Micro DMA 3 request vector	7FH (Prohibit RMW)				DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0		
DMA3V						W						
DIVIASV					74	8	0	0	9	0		
					4(Micro DMA3 start vector						
	Interrupt input	7BH (Prohibit RMW)						ÍÐIE	IOLE	-		
					(W)	1	4		W			
					0			<i>)</i> / 0	0	0		
IIMC				4	Always			1: INT0	0: INT0	Always		
"""	mode				write "0".			input enable	edge mode	write "0".		
	contorol							enable	1: INTO			
)		\\/		level			
						\wedge			mode			

(5) Timer control (1/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0			
			PRRUN		T5RUN	T4RUN	T3RUN	T2RUN	T1RUN	TORUN			
	T:		R/W			•	R/	w					
TRUN	Timer run control	20H	0		0	0	0	0)) o	0			
	register	ΖυΠ		Prescaler and timer run/stop control 0: Stop and clear 1: Run (Count up)									
	8-bit	22H				_	-						
TREG0	timer	(Prohibit		W									
	register 0	RMW)				Unde	fined						
	8-bit	23H		4()									
TREG1	timer	(Prohibit RMW)				V			///				
	register 1	KIVIVV)		T		Unde	fined		5	1			
	8-bit		T10M1	T10M0		744	†1CLK1	T1CLK0	T0CLK1	T0CLK0			
	timer 0,1			W				R/	w(/)/				
T10	source CLK	24H	0	0			0	0	0	0			
MOD	and mode	2411	00: 8-bi		$\mathcal{A}(\mathcal{C})$		00: TO0		00: Dor				
	control register		10: 16-8	oit timer			01: φT1 10: φT1		01: φT1 10: φT4				
	l egiste.		11: -			\Diamond	11; øT2		11: φT1				
			TFF3C1	TFF3C0	TFF3IE	TFF3IS	TFF1Ç1/	TFF1C0	TFF1IE	TFF1IS			
	0.5:4		٧	v 4	RV	w		V	R/	w			
	8-Bit timer		1	1	0	6<	1)	1	0	0			
TFFCR	flip-flop	(Pronibit	00: Inve	rt TFF3	1: TFF3	TFF3	00: Inve		1: TFF1	TFF1			
	control		01: Set TFF3 10: Clear TFF3		invert	inversion source	01: Set TFF1 10: Clear TFF1		invert enable	inversion			
	register		10: Clea		enable	0:Timer 2		11: Don't care		source 0: Timer 0			
			(1: Timer 3				1: Timer 1			
	8-bit	26H											
TREG2	timer	(Prohibit	W										
	register 2	RMW)		Undefined									
	8-bit timer register 3	er (Prohibit			((//	<u> </u>	-						
TREG3			W										
						Unde	fined						
			T32M1	T32M0	PWM21	PWM20	T3CLK1	T3CLK0	T2CLK1	T2CLK0			
	8-bit	\nearrow											
	timer 2, 3 source CLK and mode	rce CLK 28H	0	0	>0	0	0	0	0	0			
T32			00: 8-bi	/ -	PWM		00: TO2		00: Dor				
MOD			01: 16-k 10: 8-bi	oit timer	Cycle		01: φT1		01: φT1 10: φT4				
	control register))	10. 8-bi		00: – 01: 2 ⁶ –	1	10: φT16 11: φT256		10. φ14 11: φT1	6			
	register				10: 2 ⁷ –	1	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	-		•			
	-	(()()		11: 2 ⁸ –	1							
			7X-	×					TR2DE	_			
	Timer	er								W			
	register double								0	0			
TRDC	double buffer control register	29 H							0: Double buffer disable 1: Double buffer	Always write "0".			
									enable				

Timer Control (2/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0			
TREG4L	16-bit timer	30H (Prohibit	- W										
	register4L	RMW)				Unde	fined		J)				
	16-bit	31H		- (7/4									
TREG4H	timer register4H	(Prohibit RMW)	W Undefined										
	16-bit	32H		- ()									
TREG5L	timer register5L	(Prohibit RMW)				V Unde	\sim)					
	16-bit	33H				onde				>			
TREG5H	timer	(Prohibit				V	<u> </u>		2//	~			
	register5H	RMW)				Unde	fined	~ (())				
CAP1L	Capture	34H				V	-/ V	~	~~//)				
O (1 12	register1L	34.1				Unde			20				
	Capture	35H			4	-	_						
CAP1H	register1H		W										
			Undefined										
CAP2L	Capture register2L	36H	W										
			Undefined										
CAP2H	Capture	37H	w										
CAPZH	register2H			Vundefined									
		ner 4 ce CLK mode ntrol 38H (Prohibit RMW)			CAP1IN	CAP12M1	CAP12M0	CLE	T4CLK1	T4CLK0			
	16-bit				W	[6]	>	R/W					
T4MOD	timer 4				1 4	10	0	0	0	. 0			
	and mode		0		0: Soft- capture	Capture t 00: Disab		1: UC4 clear	Source clo 00: TI4	OCK			
	control register				1: Don't	01: TI4	↑ TI5 ↑	enable	01: <i>ϕ</i> T1				
					care	10: TI4 11: TFF1	↑ TI4 ↓ ↑ TFF1 ↓		10: <i>φ</i> T4 11: <i>φ</i> T16				
		(Prohibit RMW)	D	J	CAP2T4	CAP1T4	EQ5T4	EQ4T4	TFF4C1	TFF4C0			
						V							
	16-bit timer 4 flip-flop control register			\rightarrow	0	0	0	0	1 00. 1	1 1			
T4FFCR				TFF4 invert trigger 00: Invert T 0: Trigger disable 01: Set TFF4 1: Trigger enable 10: Clear TF						F4 TFF4			
			2,((Invert when the UC value is	Invert when the UC value is	Invert when the UC	Invert when the UC	11: Don't	care			
			\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		loaded to CAP2	loaded to CAP1	matches TREG5	matches TREG4					

Timer Control (3/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0		
-			QCU						DB6EN	DB4EN		
T45CR			R/W					4	R	w		
			0					1)	0		
	T4, T5 control	3AH	Warm-up						1: Double			
	register	3/411	timer									
			control						Double buffer of TREG6	Double buffer of TREG4		
	46 1 1	40H			•	-		7		•		
TREG6L	16-bit timer register 6L	(Prohibit	W									
	. agiotai al	RMW)				Unde	fined		(ID.	\rightarrow		
	10 644	41H							2///			
TREG6H	16-bit timer register 6H	(Prohibit				((//v	v ()	\ ((
	register on	RMW)				Unde	fined	~	7//)			
	16 hit ::	42H							701			
TREG7L	16-bit timer register 7L	(Prohibit				v	V					
	register /L	RMW)			77	⊎nde	fined					
	46 1.11 1.11	43H										
TREG7H	16-bit timer register 7H	(Prohibit			7()	> V	v ((/	<u> </u>				
	register /11	RMW)		_		Unde	fined					
	Capture			\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\								
CAP3L	register 3L	44H	w									
				Undefined								
	Capture register 3H	45H										
CAP3H			(W									
			\	Undefined								
	Capture											
CAP4L	register 4L	46H		W W								
	_		Undefined									
	Capture	47H										
CAP4H	register 4H											
				7	CAPOUN	Unde	1	T 61.5	TE 61.144	TE 61.160		
	16-bit timer	\rightarrow	*		CAP3IN	CAP34M1	CAP34M0	CLE	T5CLK1	T5CLK0		
	5	\angle			W							
TEMOS	source CLK and mode	48H	\vdash		0: Soft-	Canturat	0	1: UC5	0 Source d	0		
1 DIVIOD	control	RMW)		CAI	υ: Soπ- capture	Capture t 00: Disab		clear	Source cl	UCK		
	register				1: Don't	01: TI6 ↑	TI7 ↑	enable	01: <i>∲</i> T1			
			(1) ~	care	10: TI6 ↑			10: <i>ϕ</i> T4			
=		(\checkmark	CAP4T6	11: TFF1 1 CAP3T6	EQ7T6	EQ6T6	11: <i>ϕ</i> T16	T _		
		r 49H (Prohibit RMW)	8	\bigvee	CA1410		W	1 -4010		//		
T5FFCR	16-bit timer 5 flip-flop control register				0	T 0	0	0	1	1 1		
					 							
			TFF4 invert trigger Always write "11". 0: Trigger disable									
			1: Trigger enable									
					Invert	Invert	Invert	Invert				
					when the UC value is	when the UC value is	when the UC	when the UC				
					loaded to	loaded to	matches	matches				
					CAP4	CAP3	TREG7	TREG6				

(6) Serial channel control

Symbol	Name	Address	7	6	5	4	3	2	1	0		
	Serial	50H	RB7	RB6	RB5	RB4	RB3	⟨RB2	RB1	RB0		
COBLIE	channel 0	(Prohibit	TB7	тв6	TB5	TB4	TB3	TB2	RB1	TB0		
SC0BUF	buffer	•			R (I	Receiving)/W	(Transmissic	on)				
	register	RMW)		Undefined								
			RB8	EVEN	PE	OERR	PERR	FERR	U -	_		
	Serial		R	R/	W	R (Clea	red to 0 by re	ading)	R/	W		
SC0CR			undefined	0	0	0	<0	V/ 0))	0	0		
	channel 0 control	51H	Receiving	Parity	1: Parity		1: Error		Always	Always		
			data bit 8	0: Odd	enable	Overrun	Parity	Framing	write "0".	write "0".		
	register			1: Even				15				
			TB8	_	RXE	WU	SM1	SM0	SC1	SC0		
	6					(R/	w >		1	>		
	Serial		undefined	0	0	0	0	0 /	0	0		
sc0	channel 0		Transmisson	Always	1: Receive	1: Wakeup	00: Don't c	are	00: TO2 Tri	aaer		
MOD	mode	52H	data bit 8	write "0".	enable	enable	01: UART 7	-bit	01: Baud ra			
	control						10: UART 8		genera			
	register				(11: UART 9		10: Interna			
									11: Don't c			
			_		BROCK1	BR0CK0	BR0S3	BR0S2	BR0S1	BR0S0		
			R/W		BROCKI	I BROCKO	R/		БКОЗТ	BR030		
	Baud rate				0	0	0	/\ 0	T 0			
BR0CR	0 control	EDLI	0		71.		0 (//	<u> </u>		0		
BROCK	register	ter 53H	Fix at	. (00:		0000	Set freque	ency divisor			
			"0"	"0" 01: ¢T2 0000: 16 divisions 0001 11: 6T8								
						φT32	\\to	,	ivisions			
	Serial		RB7	RB6	RB5	RB4	RB3 /	RB2	RB1	RB0		
	channel 1	54H	TB7	тв6) TB5	TB4	твз	TB2	RB1	TB0		
SC1BUF	buffer register	(Prohibit RMW)	R (Receiving)/W (Transmission)									
			Undefined									
			RB8	EVEN	PE	OERR	PERR	FERR	_	_		
	Serial channel 1 control register		R		W		red to 0 by re		R/	W		
			undefined	0	0	0	0	0	0	0		
SC1CR		55H	Receiving	Parity	1: Parity	\rightarrow	1: Error		Always	Always		
I SCICK		control //	data bit8	0: Odd	enable	Overrun	Parity	Framing	write "0".	write "0".		
			uata bito	1: Even	ellable	Overruit	railty	litaning	write 0.	winte 0.		
				II. LVEII								
			TB8	(RXE	WU	SM1	SM0	SC1	SC0		
			100	1	IVE	VV 0 R/		الماد ا	1 301	1 300		
	Serial channel 1 mode	hannel 1	undefined	0	0	T 0	0	0	T 0	0		
SC1				.	1: Receive		00: Doi		00: TO2 Trie			
MOD			Transmisson	Always		1: Wakeup		RT 7-bit	01: Baud r			
IWIOD	control		data bit8	write "0".	enable	enable		RT 8-bit	genera			
_	register))						RT 9-bit	10: Internal			
	///	ノノ	. 6						11: Don't ca			
			/ _ ((77	BR1CK1	BR1CK0	BR1S3	BR1S2	BR1S1	BR1S0		
			R/W		DICICIO	DIVICIO	R/\		1 2//12/	DICTO		
	Baud rate 1 control	57H	7.0	$\overline{}$	0	0	0	0	0	0		
BR1CR			Fix at		00:		 		ency divisor			
	register		"0"	Y	00.		0000	3et freque D: 16 division	ncy arvisor			
	register		"		10:		0001	1)				
						φT32	to 1111	1 to 15 d	ivisions			
							_ '''	_	ODE63	ODE60		
	Serial							l .	W	LODEOU		
ODE	open-	58H					0	0	T 0	0		
ODE	drain	3311	\vdash	\rightarrow			Always write		1: P63	1: P60		
	enable						Aiways Write	. U.		Open drain		
			·		·				- Deciration	- peri uruili		

AD converter control


Symbol	Name	Address	7	6	5	4	3	_2	1	0	
			EOCF	ADBF	-	_	ITM0	REPET	SCAN	ADS	
ADMOD 0	4.5			R R/W							
	AD		0	0	0	0	0	0	1 > 0	0	
	mode control register 0	5EH	1: End	1: Busy	(Note) Always writ	e "0".	0: Every conversion 1: Every fourth conversion	0: Single 1: Repeat	0: Fixed- channel 1: Scan	1: START (Note) Always Read "1".	
			VREFON				ADTRGE	ADCH2	ADCH1	ADCH0	
			R/W					R/	W		
ADMOD 1	AD		1				0) N 0	0	0	
	mode control register 1	5FH	0: OFF 1: ON				External trigger start control 0: Disable 1: Enable		Analog Inpu annel select		
			ADR01	ADR00			1			ADR0RF	
*1)	AD conversion			₹		1/11			7	R	
AD	result	60H	Unde	fined		TV/		71		0	
REG04L	register 0/4 low		Stores lower to conversion res	vo bits of AD					40)	Conversion result stored flag	
	AD		ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02	
AD	conversion	61H	7.2	7.2	7.2.10		₹		7 (2) (10)	7.2	
REG04H	result		Undefined								
1120-111	register 0/4		Stores upper eight bits of AD conversion result								
	high		ADR11	ADR10	Stores app.	Cigite bits	OTAB COLLE	Sionresure		ADR1RF	
	AD conversion result register 1/5 low	62H			7		\			R	
AD*1)				₹:I ^				4		0	
REG15L			Unde	_	1	-//				Conversion	
			Stores lower to conversion res	ult						result stored flag	
	AD		ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12	
AD	conversion result	63H	R								
REG15H	register 1/5		Undefined								
	high		(Stores uppe	er eight bits	of AD conver	sion result			
	AD		ADR21	ADR20		747				ADR2RF	
*1\	conversion result	nversion result 64H		3		1231				R	
ΑD			Unde	fined		7				0	
REG2L	register 2 Low		Stores lower two bits of AD conversion result							Conversion result stored flag	
	AD conversion		ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22	
AD			R R								
REG2H	result	65H	<			Unde	fined				
	register 2 high	er Z	Stores upper eight bits of AD conversion result								
	AD		ADR31	ADR30	3.0.00 upp	- Gright Sits				ADR3RF	
AD* ₁₎ REG3L	conversion result	66H								R	
			R Undefined		1					0	
	register 3		Stores lower to	vo bits of AD						Conversion result stored flag	
	Ad	11	ADR39	ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32	
AD <	conversion))	ADIOS	T YELIOO	_ \D\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\			1 451/24	YDI(33	_ ADI(32	
	result	67H	R Undefined								
REG3H	register 3		Stores upper eight bits of AD conversion result								
(high				Stores uppe	er eignt bits	ot AD conver	sion result			

Converted data of channel 'x'

*1: Data to be stored in AD conversion result register low are the lower 2 bits of the conversion result. The contents of the 5 to 1 bits of this register are always read as "1".

Bit 0 conversion result stored flag bit <ADRxRF> <ADRxRF> is set to "1" when the AD conversion result is

Reading either the ADREGxH or the ADREGxL registers clears <ADRxRF> to "0".



Bit5 to 1 are always read as "1".

(8) Watchdog timer Control

Symbol	Name	Name	7	6	5	4	3	2	1	0	
WD MOD	Watchdog timer mode control regiser	5CH	WDTE	WDTP1	WDTP0	WARM	HALTM1	HALTM0	RESCR	DRVE	
			RW								
			1	0	0	0	0	0	<i>/</i> 0	0	
			1: WDT enable	00: 2 ¹⁵ /f _{SYS} 01: 2 ¹⁷ /f _{SYS} 10: 2 ¹⁹ /f _{SYS} 11: 2 ²¹ /f _{SYS}		Warm-up time 0: 2 ¹⁴ /inputted frequency 1: 2 ¹⁶ /inputted frequency	HALT mod 00: RUN m 01: STOP m 10: IDLE1 r 11: IDLE2 r	ode node node	1: Connect internally WDT out to Reset Pin	1: Drive the pin in STOP mode	
WDCR	Watchdog timer control register	5DH (Prohibit RMW)	B1H: WDT disable code 4EH: WDT clear code							>	

6. Port Section Equivalent Circuit Diagram


• Reading the circuit diagram


Basically, the gate symbols written are the same as those used for the standard CMOS logic IC [74HCXX] series.

The dedicated signal is described below.

STOP: This signal becomes active "1" when the HALT mode setting register is set to the STOP mode (WDMOD<HALTM1:0>=0,1) and the CPU executes the HALT instruction. When the drive enable bit WDMOD<DRVE> is set to "1", however, STOP remains at "0".


• The input protection resistance ranges from several tens of ohms to several hundreds of ohms.







Programmable
pull-up
P-ch resistance


VCC VCC












RESET



7. Points of Concern and Restriction

- (1) Notation
 - ① Explanation of a built-in I/O register: Register Symbol < Bit symbol > e.g.) TRUN < TORUN > · · · Bit TORUN of Register TRUN
 - 2 Read, modify and write instruction

An instruction in which the CPU executes following by one instruction.

- 1. CPU reads data of the memory.
- 2. CPU modifies the data.
- 3. CPU writes the data to the same memory.

```
ex1) SET 3, (TRUN) ··· Set bit 3 of TRUN
```

ex2) INC 1, (100H) ··· Increment the data of 100H

 A sample read-modify-write instructions using the TLCS-900 Exchange

```
\mathbf{E}\mathbf{X}
            (mem), R
Arithmetic Operation
   ADD
            (mem), R/#
                          ADC (mem), R/#
   SUB
            (mem), R/#
                          SBC
                                (mem), R/#
   INC
            #3, (mem)
                          DEC
                                #3, (mem)
Logical Operation
   AND
            (mem), R/#
                          OR
                                (mem), R/#
   XOR
            (mem), R/\#
Bit Manipulation
                          SET #3, (mem)
   STCF
            #3/A, (mem)
   RES
            #3, (mem)
                          TSET #3, (mem)
   CHG
            #3, (mem)
Rotate and Shift
   RLC
                          RRC
                                (mem)
            (mem)
   RL
                          RR
            (mem)
                                (mem)
   SLA
                          SRA
            (mem)
                                (mem)
```

SRL

(mem)

RRD (mem)

3 fc, f_{FPH}, f_{SYS}, 1 state

SLL

RLD

(mem)

(mem)

The clock frequency input from pins X1 and X2 is called fc. The clock frequency selected by SYSCR1 < GEAR2:0 > is called system clock f_{FPH} , and the clock frequency given by f_{FPH} divided by 2 is called f_{SYS} . One cycle of f_{SYS} is called 1 state.

(2) Care points

ĒA

Fix these pins V_{CC} unless changing voltage.

② HALT mode (IDLE1)

When IDLE1 mode (Oscillator operation only) is used, set TRUN<PRRUN> to "0" to stop prescaler before "HALT" instruction is executed.

3 Warm-up counter

The warm-up counter operates when STOP mode is released even if the system is using an external oscillator. As a result, it takes warm-up time from inputting the releasing request to outputting the system clock.

Programmable pull up resistance

The programmable pull up resistances can be turned ON/OFF by the program when the ports are used as input ports. When the ports are used as outputs, they can not be selected ON/OFF by the program. The data registers (e.g., P6 register ...) are used for the pull-up resistors ON/OFF. Consequently, readmodify-write instructions are prohibited.

⑤ Watchdog timer

The watchdog timer starts operation immediately after the reset is released. When the watchdog timer is not used, disable it.

6 AD converter

The string register between VREFH and VREFL pins can be cut by a program to reduce power consumption. When the standby mode is used, disable the resistor using the program before the "HALT" instruction is executed.

7 CPU (Micro DMA)

Only the "LDC cr, r", "LDC r, cr" instructions can be used to access the control registers in the CPU like the transfer source address register (DMASn).

8 POP SR instruction

Please execute POP SR instruction during DI condition.

Releasing the HALT mode by requesting an interruption

Usually, interrupts can release all halts status. However, the interrupts = (INT0) which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 3 clocks of $f_{\rm FPH}$) with IDLE1 or STOP mode (RUN and IDLE2 are not applicable to this case). (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

8.

Package Dimensions P-LQFP44-1010-0.80A Unit: mm 12.2±0.2 10.0±0.2 33 23 <u>ДДДДДДДДДДД</u> 22 0.35^{+0.07} 0.035^{+0.07} 0.16 M 1.0TYP 0.8 0.5±0.15 Note: palladium plating

