TOSHIBA

RD Number: RD109

RD Title: TB67B001FTG Evaluation circuit BOM

Item No.	Designator	Quantity	Value	Part Number	Manufacturer	Description	Package	Not Mount
1	R1	1	0.2Ω 1W	—	—	Resistor		
2	R2	1	100kΩ 0.25W	—	—	Resistor		
3	R3	1	100kΩ 0.25W	—	—	Resistor		
4	R4	1	20kΩ 0.25W	—	—	Resistor		
5	R5	1	1kΩ 0.25W	—	—	Resistor		
6	R6	1	100kΩ 0.25W	—	—	Resistor		
7	R7	1	100kΩ 0.25W	—	—	Resistor		
8	R8	1	100kΩ 0.25W	—	—	Resistor		
9	R9	1	0Ω 0.25W	—	—	Resistor（Short）		
10	R10	1	0Ω 0.25W	—	—	Resistor（Short）		
11	R11	1	0Ω 0.25W	—	—	Resistor（Short）		
12	R12	0	Not mount	—	—	Resistor		✓
13	R13	0	Not mount	—	—	Resistor		✓
14	R14	0	Not mount	—	—	Resistor		✓
15	R15	0	Not mount	—	—	Resistor		✓
16	R16	0	Not mount	—	—	Resistor		✓
17	R17	0	Not mount	—	—	Resistor		✓
18	R18	0	Not mount	—	—	Resistor		✓
19	R19	1	0Ω 0.25W	—	—	Resistor（Short）		
20	C1	1	10μF 50V	—	—	Electrolytic capacitor		
21	C2	1	0.1μF 50V	—	—	Capacitor		
22	C3	1	0.1μF 50V	—	—	Capacitor		
23	C4	1	180pF	—	—	Capacitor		
24	C5	0	Not mount	—	—	Capacitor		✓
25	C6	1	1nF 50V	—	—	Capacitor		
26	C7	1	0.1μF 50V	—	—	Capacitor		

27	C8	1	0.1μF 50V	—	—	Capacitor		
28	SW1	1	Pin header 3P	—	—	Jumper		
29		1	Jump socket	—	—	Jumper Short		
30	SW2	1	Pin header 3P	—	—	Jumper		
31		1	Jump socket	—	—	Jumper Short		
32	SW3	1	Pin header 3P	—	—	Jumper		
33		1	Jump socket	—	—	Jumper Short		
34	SW4	1	Pin header 3P	—	—	Jumper		
35		1	Jump socket	—	—	Jumper Short		
36	SW5	1	Pin header 3P	—	—	Jumper		
37		1	Jump socket	—	—	Jumper Short		
38	SW6	1	Pin header 3P	—	—	Jumper		
39		1	Jump socket	—	—	Jumper Short		
40	SW7	1	Pin header 3P	—	—	Jumper		
41		1	Jump socket	—	—	Jumper Short		
42	VR1	0	100kΩ	—	—	Variable Resistor		✓
43	VR2	0	100kΩ	—	—	Variable Resistor		✓
44	VR3	0	100kΩ	—	—	Variable Resistor		✓
45	VR4	0	100kΩ	—	—	Variable Resistor		✓
46	VR5	0	100kΩ	—	—	Variable Resistor		✓
47	VR6	1	100kΩ	—	—	Variable Resistor		
48	VR7	1	100kΩ	—	—	Variable Resistor		
49	VR8	1	100kΩ	—	—	Variable Resistor		
50	VR9	1	100kΩ	—	—	Variable Resistor		
51	J1	1	Pin header 3P	—	—	Jumper		
52		1	Jump socket	—	—	Jumper Short		
53	J2	1	Pin header 2P	—	—	Short（GND）		
54	COM	1	Check terminal	—	—	Check terminal		
55	U	1	Check terminal	—	—	Check terminal		
56	V	1	Check terminal	—	—	Check terminal		
57	W	1	Check terminal	—	—	Check terminal		
58	GND	5	Check terminal	—	—	Check terminal		
59	VM	1	Check terminal	—	—	Check terminal		
60	LD_OUT	1	Check terminal	—	—	Check terminal		

61	FG_OUT	1	Check terminal	—	—	Check terminal		
62	TSP/VSP	1	Check terminal	—	—	Check terminal		
63	VREG	1	Check terminal	—	—	Check terminal		
64	SEL_SP	1	Check terminal	—	—	Check terminal		
65	SEL_ADJ	0	Not mount	—	—	Check terminal		✓
66	ADJ0	0	Not mount	—	—	Check terminal		✓
67	ADJ1	0	Not mount	—	—	Check terminal		✓
68	ADJ2	0	Not mount	—	—	Check terminal		✓
69	ADJ3	0	Not mount	—	—	Check terminal		✓
70	VST	1	Check terminal	—	—	Check terminal		
71	TIP	1	Check terminal	—	—	Check terminal		
72	LA	1	Check terminal	—	—	Check terminal		
73	ROT	0	Not mount	—	—	Check terminal		✓
74	FPWM	1	Check terminal	—	—	Check terminal		
75	SLOP	0	Not mount	—	—	Check terminal		✓
76	LAP	0	Not mount	—	—	Check terminal		✓
77	CW/CCW	0	Not mount	—	—	Check terminal		✓
78	OSCCR	1	Check terminal	—	—	Check terminal		
79	TRE	1	Check terminal	—	—	Check terminal		
80	TSETP	1	Check terminal	—	—	Check terminal		
81	TEST	0	Not mount	—	—	Check terminal		✓
82	RS	1	Check terminal	—	—	Check terminal		
83	FST	0	Not mount	—	—	Check terminal		✓
84	IC1	1	TB67B001FTG	TB67B001FTG	TOSHIBA	Motor Driver IC	QFN36	

Terms of Use

This terms of use is made between Toshiba Electronic Devices and Storage Corporation ("We") and customers who use documents and data that are consulted to design electronics applications on which our semiconductor devices are mounted ("this Reference Design"). Customers shall comply with this terms of use. Please note that it is assumed that customers agree to any and all this terms of use if customers download this Reference Design. We may, at its sole and exclusive discretion, change, alter, modify, add, and/or remove any part of this terms of use at any time without any prior notice. We may terminate this terms of use at any time and for any reason. Upon termination of this terms of use, customers shall destroy this Reference Design. In the event of any breach thereof by customers, customers shall destroy this Reference Design, and furnish us a written confirmation to prove such destruction.

1. Restrictions on usage
1. This Reference Design is provided solely as reference data for designing electronics applications. Customers shall not use this Reference Design for any other purpose, including without limitation, verification of reliability.
2. This Reference Design is for customer's own use and not for sale, lease or other transfer.
3. Customers shall not use this Reference Design for evaluation in high or low temperature, high humidity, or high electromagnetic environments.
4. This Reference Design shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.

2. Limitations
1. We reserve the right to make changes to this Reference Design without notice.
2. This Reference Design should be treated as a reference only. We are not responsible for any incorrect or incomplete data and information.
3. Semiconductor devices can malfunction or fail. When designing electronics applications by referring to this Reference Design, customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of semiconductor devices could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Customers must also

refer to and comply with the latest versions of all relevant our information, including without limitation, specifications, data sheets and application notes for semiconductor devices, as well as the precautions and conditions set forth in the "Semiconductor Reliability Handbook".
4. When designing electronics applications by referring to this Reference Design, customers must evaluate the whole system adequately. Customers are solely responsible for all aspects of their own product design or applications. WE ASSUME NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
5. No responsibility is assumed by us for any infringement of patents or any other intellectual property rights of third parties that may result from the use of this Reference Design. No license to any intellectual property right is granted by this terms of use, whether express or implied, by estoppel or otherwise.
6. THIS REFERENCE DESIGN IS PROVIDED "AS IS". WE (a) ASSUME NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (b) DISCLAIM ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO THIS REFERENCE DESIGN, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.

3. Export Control
Customers shall not use or otherwise make available this Reference Design for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). This Reference Design may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of this Reference Design are strictly prohibited except in compliance with all applicable export laws and regulations.

4. Governing Laws
This terms of use shall be governed and construed by laws of Japan.