TOSHIBA

©2020 Toshiba Electronic Devices & Storage Corporation

2020-2-4 Rev. 1.0

RD Number: RD180 RD Title: TB67B000AFG Evaluation Circuit BOM

Item No.	Designator	Quantity	Value	Part Number	Manufacturer	Description	Package	Not Mount
1	IC1	1	TB67B000AFG	TB67B000AFG	TOSHIBA	Brushless Motor Driver	HSSOP34	
2	R1	1	68kΩ	—	—	Chip resistor		
3	R1A	0	Not mount	-	—			✓
4	R2	1	Lead jumper	-	-	Short with jumper wire		
5	R3	1	0.51Ω	_	_	Resistor		
	R3A	0	Not mount	—	—			~
	R4	0	Not mount	—	—			~
	R5	0	Not mount	-	—			✓
	R6	0	Not mount	-	-			✓
	R7	0	Not mount	-	-			✓
	R8	0	Not mount	—	—			\
	R9	0	Not mount	—	—			\
	R10	0	Not mount	_	_			~
	R11	0	Not mount	_	_			~
	R12	0	Not mount	_	_			~
	R13	0	Not mount	_	_			1
17	C1	1	0.01µF	_	_	Chip capacitor		
18	C2		0.1µF	_	_	Capacitor		
19	C3	1	1µF 50V	_	_	Capacitor		
	C4	1	0.001µF	_	_	Capacitor		
21	C5	0	Not mount	_	_			~
22	C6		10µF 50V	_	_	Capacitor		
23	C7		0.1µF	_	_	Capacitor		
24	C8		2.2µF 50V	_	_	Capacitor		
25	C9		2.2µF 50V	_	_	Capacitor		
26	C10		2.2µF 50V	_	_	Capacitor		
27	C11		0.1µF	_	_	Capacitor		
28	C12		0.1µF	_	_	Capacitor		
29	C13		0.1µF	_	_	Capacitor		
30	C14		Not mount	_	_			1
31	C15		Not mount	_	_			✓
32	C16	0	Not mount	—	_			1
33	C17		Not mount	_	_			1
34	C18	1	0.1µF	—	—	Chip capacitor		

35	C19	0	Not mount	_	_		1
36	C20	0	Not mount	_	_		
37	C21	0	Not mount	_	_		
38	C22	0	Not mount	_	_		
39	SW1	1	Toggle switch	_	_	Toggle switch	
40	SW2	1	Toggle switch	_	_	Toggle switch	
41	SW3	1	Toggle switch	_	_	Toggle switch	
42	JP1	0	Not mount	_	_		1
43	JP2	0	Not mount	_	_		1
44	JP3	0	Not mount	_	_		1
45	JP4	0	Not mount	_	_		1
46	JP5	2	Short with solder	_	_	Short slit land with solder	
47	JP6	2	Short with solder	_	_	Short slit land with solder	
48	JP7	2	Short with solder	_	_	Short slit land with solder	
49	JP8	0	Not mount	_	-		✓
50	JP9	0	Not mount	_	-		1
51	JP10	0	Not mount	_	-		1
52	JP11	0	Not mount	_	-		1
53	JP12	0	Not mount	_	-		1
54	JP13	0	Not mount	_	—		1
55	JP14	0	Not mount	_	_		1
56	JP15	0	Not mount	_	—		1
57	JP16	0	Not mount	_	_		1
58	JP17	3	Short with solder	_	_	Short slit land with solder	
59	JP19	3	Short with solder	_	_	Short slit land with solder	
60	U	1	Check terminal	_	_	Metal post	
61	V	1	Check terminal	_	_	Metal post	
62	W	1	Check terminal	_	_	Metal post	
63	VBB	1	Check terminal	_	-	Metal post	
64	PGND1	1	Check terminal	_	-	Metal post	
65	VCC	1	Check terminal	_	-	Metal post	
66	SGND1	1	Check terminal	_	-	Metal post	
67	FG	1	Check terminal	_	-	Metal post	
68	VSP	1	Check terminal	-	-	Metal post	
69	LA	1	Check terminal	_	-	Metal post	
70	SGND2	1	Check terminal	_	_	Metal post	
71	HU	1	Check terminal	_	_	Metal post	
72	HV	1	Check terminal	_	_	Metal post	
73	HW	1	Check terminal	_	_	Metal post	
74	VREFOUT2	1	Check terminal	_	_	Metal post	
75	SGND3	1	Check terminal	_	_	Metal post	
76	HUP	1	Check terminal	_	_	Metal post	
77	HUM	1	Check terminal	_	_	Metal post	

78	HVP	1	Check terminal	—	-	Metal post
79	HVM	1	Check terminal	-		Metal post
80	HWP	1	Check terminal			Metal post
81	HWM	1	Check terminal			Metal post
82	VREFOUT1	1	Check terminal			Metal post
83	FGC	1	Check terminal			Metal post
84	SS	1	Check terminal			Metal post
85	CW/CCW	1	Check terminal			Metal post
86	SGND4	1	Check terminal			Metal post
87	IDC	1	Check terminal	-		Metal post
88	PGND2	1	Check terminal	-		Metal post

Terms of Use

This terms of use is made between Toshiba Electronic Devices and Storage Corporation ("We") and customers who use documents and data that are consulted to design electronics applications on which our semiconductor devices are mounted ("this Reference Design"). Customers shall comply with this terms of use. Please note that it is assumed that customers agree to any and all this terms of use if customers download this Reference Design. We may, at its sole and exclusive discretion, change, alter, modify, add, and/or remove any part of this terms of use at any time without any prior notice. We may terminate this terms of use at any time and for any reason. Upon termination of this terms of use, customers shall destroy this Reference Design. In the event of any breach thereof by customers, customers shall destroy this Reference Design, and furnish us a written confirmation to prove such destruction.

1. Restrictions on usage

1. This Reference Design is provided solely as reference data for designing electronics applications. Customers shall not use this Reference Design for any other purpose, including without limitation, verification of reliability.

2. This Reference Design is for customer's own use and not for sale, lease or other transfer.

3. Customers shall not use this Reference Design for evaluation in high or low temperature, high humidity, or high electromagnetic environments.

4. This Reference Design shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.

2. Limitations

 We reserve the right to make changes to this Reference Design without notice.
This Reference Design should be treated as a reference only. We are not responsible for any incorrect or incomplete data and information.

3. Semiconductor devices can malfunction or fail. When designing electronics applications by referring to this Reference Design, customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of semiconductor devices could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Customers must also

refer to and comply with the latest versions of all relevant our information, including without limitation, specifications, data sheets and application notes for semiconductor devices, as well as the precautions and conditions set forth in the "Semiconductor Reliability Handbook".

4. When designing electronics applications by referring to this Reference Design, customers must evaluate the whole system adequately. Customers are solely responsible for all aspects of their own product design or applications. WE ASSUME NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.

5. No responsibility is assumed by us for any infringement of patents or any other intellectual property rights of third parties that may result from the use of this Reference Design. No license to any intellectual property right is granted by this terms of use, whether express or implied, by estoppel or otherwise.

6. THIS REFERENCE DESIGN IS PROVIDED "AS IS". WE (a) ASSUME NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (b) DISCLAIM ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO THIS REFERENCE DESIGN, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.

3. Export Control

Customers shall not use or otherwise make available this Reference Design for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). This Reference Design may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of this Reference Design are strictly prohibited except in compliance with all applicable export laws and regulations.

4. Governing Laws

This terms of use shall be governed and construed by laws of Japan.