<u>TB9083FTG</u> <u>User manual</u>

## 1. INTRODUCTION

The TB9083FTG is a gate-driver IC for brushless motors in vehicle application.

It features a built-in safety relay gate-driver in addition to the three-phase gate-driver. It also has a charge pump, a motor current detector circuit, an oscillator circuits and an SPI communication circuit. It has multiple error detection features. Trigger threshold, response action and other settings are modified via the SPI. The TB9083FTG is also equipped with ABIST/LBIST for testing and evaluation of the error detection functions.

# TOSHIBA

## **Preliminary**

### Contents

1. INTRODUCTION	1
Contents	2
2. Power Boltage	4
2.1. Operating voltage ranges	4
2.2. Startup sequence	4
3. SPI communication, CRC calculation example	7
3.1. During write operation	7
3.2. During read operation	9
4. Initial diagnosis circuit for external FETs and relays	10
4.1. Block diagram	
4.2. Classification of inspection modes	11
4.3. Inspection method Type A	
4.4. Inspection method Type B	14
4.5. Inspection method Type C	
4.6. Inspection method Type D	
5. Application circuit example	16
6. Power consumption	18
6.1. Calculation of power consumption	19
6.1.1. Power consumption of gate driver section (supplementary)	19
6.1.2. Power consumption of the safety relay (supplementary)	21
6.1.3. Power consumption of charge pump section (supplementary)	22
Notes on the contents of the description	23
RESTRICTIONS ON PRODUCT USE	25

## **Figure Lists**

Fig. 2.1	Startup sequence	5
Fig. 2.2	State diagram	6
Fig. 3.1	Data format during write operation	7
Fig. 3.3 I	Data format during read operation	9
Fig. 4.1	Block diagram of the diagnosis circuit for external FETs and relays	. 10
Fig. 5.1	Application circuit example (When driving motor relays collectively)	. 16
Fig. 5.2	Application circuit example (When driving motor relays individually)	. 17
Fig. 6.1	Allowable dissipation curve	. 18
Fig. 6.2	Power consumption chart of gate driver section	. 19
Fig. 6.3	Power consumption diagram of gate driver section	. 20
Fig. 6.4	Power consumption diagram of safety relay section No. 1	. 21
Fig. 6.5	Power consumption diagram of safety relay section No. 2	. 21
Fig. 6.6	Power consumption diagram of safety relay section No. 3	. 22

## Table Lists

Operating voltage ranges	4
List of inspection modes	11
Expected values in the inspection method Type A	13
Expected values in the inspection method Type B	14
Expected values in the inspection method Type C	15
	Operating voltage ranges List of inspection modes Expected values in the inspection method Type A Expected values in the inspection method Type B Expected values in the inspection method Type C

## 2. Power Boltage

#### 2.1. Operating voltage ranges

Parameter	Applied pin	Symb ol	Operating voltage range	Unit	Condition
	VB	Vb	4.5 to $28$	V	DC
Input voltage	VCC	Vcc	3.0 to 5.5	V	DC
	VCC_OP	Vccop	3.0 to $5.5$	V	DC

Table 2.1 Operating voltage ranges

\*This product assumes to be used with a 12 V battery.

\*It is not recommended to use this product at Vb<3.6 V all the time.

#### 2.2. Startup sequence

•Apply voltage to VB and VCC, VCC\_OP. (There is no starting sequence for VB and VCC. If VB undervoltage detection and VCC\_OP undervoltage detection are not released at the start of ABIST, the ABIST result will be abnormal.Slew rates of Vb and Vcc should be within the ranges below.

Vb= less than  $8V/\mu s$ ,Vcc= less than  $0.3V/\mu s$ )

•After IC startup, oscillator circuits start after a VCC undervoltage has been cancelled and the ABIST diagnosis begins after LBIST is finished.

• If LBIST returns a NG result, the ABIST diagnosis is cancelled and the charge pump and predrivers are disabled.

Once ABIST starts, turning on the diagnosis switch toggles the comparator input voltage and inverts the detection comparators.

The diagnosis is synchronized to the clock. Diagnostic data is input to the ABIST evaluation circuit. NDIAG remains at "L" while the diagnosis is in progress.

• When the diagnosis process is completed, the IC switches to normal operation and the charge pump starts operating, and the VCPH voltage rises.

- If no errors are detected during diagnosis, NDIAG changes to "H."
- If errors are detected, NDIAG remains at "L" and the diagnostic data is retained.



Fig. 2.1 Startup sequence

### TB9083FTG Application Note



Fig. 2.2 State diagram

### 3. SPI communication, CRC calculation example

#### 3.1. During write operation

The data format in the write operation is shown in Fig. 3.1.

SI consists of Address[7:0], address specifying bits, Write\_Data[15:0], write data specifying bits, and CRC[7:0], bits for checking data. When writing, an address is specified by setting Address[7]=0. Address[0] is not used for address selection. CRC covers Address[7:0] and Write\_Data[15:0].

Previous\_Data[15: 0] of SO is the data immediately before Write\_Data [15: 0] of the register specified by Address [7: 0] to be written. CRC covers Previous\_Data[15:0].



#### Fig. 3.1 Data format during write operation

the generating polynomial of CRC is x8+x4+x4+x3+x2+1, So Write\_Data is 1\*x8+0\*x7+0\*x6+0\*x5+1\*x4+1\*x3+1\*x2+0\*x+1In binary numbers, Write\_Data is 100011101

Example calculation: OPSEL2 Write Address=04h / Read Address=84h

When writing to the OPSEL2 register to set tsd\_op[10:8]='101',ferr\_op[6:4]='101',uvd\_op[2:0]='011', SI is  $[7:0] \rightarrow 0000\ 0100\ (address\ part)$ 0000 0101 0101 0011 (data part) The CRC calculation subject is 0000 0100 0000 0101 0101 0011. Divide (XOR) it by the generating polynomial 100011101. First, take a EXOR with initial value as 'FFF'. Then, the CRC is calculated to be 1001 0000.

# TOSHIBA

## **Preliminary**

	a	7 a6	a5	a4	a3	a2	a1	a0	d15	d14	d13	d12	d11	d10	d9	d8	d7	d6	d5	d4	d3	d2	d1	d0	7	6	5	4	3	2	1	0
1 0 0 0 1 1 1 0 1	) 0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	1	0	1	0	1	0	0	1	1	0	0	0	0	0	0	0	0
	1	1	1	1	1	1	1	1																								
/	1	1	1	1	1	0	1	1	0	0	0	0	0	1	0	1	0	1	0	1	0	0	1	1	0	0	0	0	0	0	0	0
	1	0	0	0	1	1	1	0	1																							
Take EXOR WILL	0	1	1	1	0	1	0	1	1	0	0	0	0	1	0	1	0	1	0	1	0	0	1	1	0	0	0	0	0	0	0	0
initial value		1	0	0	0	1	1	1	0	1																						
		0	1	1	0	0	1	0	1	1	0	0	0	1	0	1	0	1	0	1	0	0	1	1	0	0	0	0	0	0	0	0
			1	0	0	0	1	1	1	0	1			4					_					4								
			0	1	0	0	0	1	0	1	1	0	0	1	0	1	0	1	0	1	0	0	T	1	0	0	0	0	0	0	0	0
				1	0	0	0	1	1	1	1	1	0	1	0	1	0	1	0	1	0	0	1	1	0	0	0	0			0	0
				0	0	0	0	0	1	0	1	1	1	1	1	1	1	1	0	1	0	0	T	1	0	0	0	0	0	0	0	0
									1	0	1	1	1	1	1	1	1	1	0	1	0	0	1	1	0	0	0	0	0	0	0	0
									0	0	1	0	0	0	1	1	1	0	1	1	0	0	1	1	0	0	0	0	0	0	0	0
											0	1	1	0	0	0	0	1	1	1	0	0	1	1	0	0	0	0	0	0	0	0
											-	1	0	0	0	1	1	1	0	1	-	-	-	-	-	-	-	-	-	-	-	-
												0	1	0	0	1	1	0	1	0	0	0	1	1	0	0	0	0	0	0	0	0
													1	0	0	0	1	1	1	0	1											
													0	0	0	1	0	1	0	0	1	0	1	1	0	0	0	0	0	0	0	0
Pocult of the																1	0	0	0	1	1	1	0	1								
Result of the																0	0	1	0	1	0	1	1	0	0	0	0	0	0	0	0	0
CRC calculation																		1	0	0	0	1	1	1	0	1						
																		0	0	1	0	0	0	1	0	1	0	0	0	0	0	0
																			_	1	0	0	0	1	1	1	0	1				
									_			_							₹	0	0	0	0	0	1	0	0	1	0	0	0	0

The CRC for the SO data is '11011001' if the CRC is calculated only for the 16 bits of data, and assuming that Data=0x0553 was written to Addr=0x04.

										d15	d14	d13	d12	d11	d10	d9	d8	d7	d6	d5	d4	d3	d2	d1	d0	7	6	5	4	3	2	1	0
1	0	0	0	1	1	1	0	1	)	0	0	0	0	0	1	0	1	0	1	0	1	0	0	1	1	0	0	0	0	0	0	0	0
									1	1	1	1	1	1	1	1	1																
										1	1	1	1	1	0	1	0	0	1	0	1	0	0	1	1	0	0	0	0	0	0	0	0
										1	0	0	0	1	1	1	0	1															
								/	/	0	1	1	1	0	1	0	0	1	1	0	1	0	0	1	1	0	0	0	0	0	0	0	0
											1	0	0	0	1	1	1	0	1														
											0	1	1	0	0	1	1	1	0	0	1	0	0	1	1	0	0	0	0	0	0	0	0
												1	0	0	0	1	1	1	0	1													
												0	1	0	0	0	0	0	0	1	1	0	0	1	1	0	0	0	0	0	0	0	0
								/					1	0	0	0	1	1	1	0	1												
								/					0	0	0	0	1	1	1	1	0	0	0	1	1	0	0	0	0	0	0	0	0
1         0         0         1         1         0         1           Calculate CPC only for 16 bit of data         0         1         1         1         1         1         0																																	
Calculate CRC only for 16 bit of data         0         1         1         1         1         1         1         0															0	0																	
assi	ım	ind	ı tl	hat	- ח	ata	a=	0x05	53	is	\ <b>\</b> /r	·itt	en	to		_		1	0	0	0	1	1	1	0	1							
4550			9 0	iu			-	0.000		15		ice	CII					0	1	1	1	0	0	0	0	1	0	0	0	0	0	0	0
					A	dd	r=	0x04	-										1	0	0	0	1	1	1	0	1						
																			0	1	1	0	1	1	1	1	1	0	0	0	0	0	0
																				1	0	0	0	1	1	1	0	1					
																				0	1	0	1	0	1	1	1	1	1	0	0	0	0
																					1	0	1	0	1	1	1	1	1	0	0	0	0
r								-													U	U	1	0	1	1	1	1	1	0	1	U	U
		R۵	cu	lt c	of t	he																	1	0	1	1	1	1	1	0	1	0	0
		i ve	Ju		л (		•																U	U	1	1	1	0	1	1	1	0	1
	С	RC	Ca	alc	ula	itic	n																		1	1	1	0	1	1	1	0	1
																									U	T	T	U	1	T	U	U	T

#### 3.2. During read operation

The data format in the read operation is shown in Fig. 3.3.

SI consist of Address[7:0], address specifying bits, Dummy[7:0], dummy data, and CRC[7:0], bits for checking data. When reading, an address is specified by setting Address[7]=1. Address[0] is not used for address selection. CRC covers Address[7:0].



#### Fig. 3.2 Data format during read operation

The generating polynomial of CRC is x8+x4+x4+x3+x2+1, so Read\_Data is 1\*x8+0\*x7+0\*x6+0\*x5+1\*x4+1\*x3+1\*x2+0\*x+1. In binary numbers, Read\_Data is 100011101

Example calculation: OPSEL2 Write Address=04h / Read Address=84h When reading, the address part of SI Adress[7:0] →0000 0100 is subject to CRC calculation. First, take a EXOR with initial value as 'FFF'. Then, the CRC is calculated to be 1001 0110.

	a7	a6	a5	a4	a3	a2	a1	a0	7	6	5	4	3	2	1	0
1 0 0 0 1 1 1 0 1	) 1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
	1	1	1	1	1	1	1	1								
	0	1	1	1	1	0	1	1	0	0	0	0	0	0	0	0
	1	1	0	0	0	1	1	1	0	1						
Calculate CRC only for 8 bits		0	1	1	1	1	0	0	0	1	0	0	0	0	0	0
of address part			1	0	0	0	1	1	1	0	1					
	1		0	1	1	1	1	1	1	1	1	0	0	0	0	0
				1	0	0	0	1	1	1	0	1				
				0	1	1	1	0	0	0	1	1	0	0	0	0
					1	0	0	0	1	1	1	0	1			
					0	1	1	0	1	1	0	1	1	0	0	0
						1	0	0	0	1	1	1	0	1		
Calculation result of CE						0	1	0	1	0	1	0	1	1	0	0
Calculation result of Cit							1	0	0	0	1	1	1	0	1	
							0	0	1	0	0	1	0	1	1	0

## 4. Initial diagnosis circuit for external FETs and relays

#### 4.1. Block diagram

TOSHIBA

Fig. 4.1 shows the block diagram (this is a conceptual diagram and not a practical circuit). An inspection circuit (FET\_TEST block) is fitted for executing the initial diagnosis on the external FETs and relays. During the inspection, VDS abnormality detection is disabled and the circuit for detecting VDS abnormality is used for inspecting external FETs and relays (FET\_TEST hereafter). Even during FET\_TEST, when a "pre-driver off" instruction appears (when gate\_en\_\*="L") for reasons other than VDS abnormality detection, the pre-driver is turned off. During the FET\_TEST period, pre-driver control signals for motor control is controlled by the FET\_TEST block. Relays always follow CP\_RLY\_CTRL register setting.

The resistors to maintain HUS, HVS, HWS terminals to the mid-voltage when the pre-drivers are off are connected while an inspection by FET\_TEST is being executed.



Fig. 4.1 Block diagram of the diagnosis circuit for external FETs and relays

#### 4.2. Classification of inspection modes

Fig. 4.1 shows a list of inspection modes. When fet\_test\_unlock=0, it provides normal operation. By setting fet\_manual\_test = 1 during the period of fet\_test\_unlock = 1, the external FET can be inspected manually. In this mode, relay drive signals are controlled by the register, FET drive signals are controlled by the input terminal, and the control method is the same as in the normal operation. In normal operation, the VDS detection comparator output is input to the noise filter only for the channels where the FET control input terminal is controlled to "H", but in the manual test mode, the comparator output for VDS detection is input to the noise filter regardless of the state of the input terminal for FET control. In manual test mode, VDS detection is disabled because the VDS detection circuit is used for FET inspection. fet\_rmidonU, fet\_rmidonV, fet\_rmidonW are the control bits to set U phase, V phase and W phase of the mid-voltage generating resistors to ON, respectively. Set each bit to ON depending on the inspection method that the user assumes. When multiple bits are turned ON simultaneously, resistors of the corresponding phases are turned ON simultaneously. The inspection is through expectation comparison by the microcomputer that reads the comparator output (after being filtered) for VDS detection from the VDS\_COMP\_STAT register.

By setting the fet\_test\_start bit while fet\_test\_unlock=1, an inspection sequence is started, and when fet\_auto\_test="H," timing control of FET drive and saving of the output results of VDS detection comparators are performed by this IC automatically. The FET drive patterns are previously assumed predefined drive patterns for Type A, B and C, but for Type D, arbitrary patterns can be set by the register. Since the circuit for VDS abnormality detection is used for FET inspection, VDS abnormality detection is disabled. The resistors for generating the mid-voltage are ON for all phases while the automatic sequence is running. Since FETs are driven by previously assumed pre-defined drive patterns for Type A, B and C, the comparator output is automatically compared with expected values within the IC, but since the drive patterns can be arbitrarily set by the user for Type D, expectation comparison is conducted by the microcomputer.

When fet\_manual\_test and fet\_auto\_test become valid simultaneously, fet\_auto\_test is given priority. When fet\_manual\_test\_[U,V,W] sets multiple bits simultaneously, mid-voltage generating resistors of the phases that are set to 1 are turned ON simultaneously. "\*" In Table 4.1 a means Don't 'care.

R	egist	er s	ettin flag	g or	statı	ıs		Operati	on of each circ	cuit element			
fet_test_unlock	fet_auto_test	fet_manual_test	$fet\_rmidonU$	${ m fet\_rmidonV}$	$fet\_rmidonW$	fet_test_type	Relay drive signal	FET drive signal	VDS detection	VDS detection comparator (with Filter)	Mid- voltage generat ing resister	Expected value comparison	Overview
0	*	*	*	*	*					VDC			Normal operation
		0	0	0	0			Control	Valid	detection	OFF	-	FET test unlock state.
	0		1	0	0	*	Controll ed by resister	led by input			U phase ON		
1	0	1	0	1	0		setting by microco	al.	Involid	External	V phase ON	Judgement by microcompute r	Manual FET test.
			0	0	1		mputer.		mvanu	diagnosis	W phase ON		
	1		;	k		А		Autom atic control			All phase ON	Expected value	Automati c FET test Type A

Table 4.1 List of inspection modes

© 2023 Toshiba Electronic Devices & Storage Corporation



### TB9083FTG Application Note

R	egist	er se	ettin flag	g or	statı	ıs		Operati	on of each circ	cuit element			
fet_test_unlock	fet_auto_test	fet_manual_test	$fet\_rmidonU$	$fet\_rmidonV$	fet_rmidonW	fet_test_type	Relay drive signal	FET drive signal	VDS detection	VDS detection comparator (with Filter)	Mid- voltage generat ing resister	Expected value comparison	Overview
					L	В		by IC.				comparison by IC.	Automati c FET test
						С							Automati c FET test Type C
						D		Control led by resister setting by microco mputer				Judgment by microcompute r.	Automati c FET test Type D

#### 4.3. Inspection method Type A

This type is intended to be performed while motor relays are off. Before starting inspection, set motor relays OFF by the CP\_RLY\_CTRL register. When a Type A inspection sequence is started, this IC turns on the mid-voltage generating resistors and waits for a certain period of time. After that, this IC turns all pre-drivers for motor control OFF and performs expectation comparison. Then, this IC compares comparator output (after being noise filtered) with expected values while tuning ON the pre-drivers for motor control one by one. While an inspection sequence is being executed, resistors for maintaining HUS, HVS, and HWS at the mid-voltage when pre-drivers are off are tuned ON. During an inspection sequence, VDS comparator (after being filtered) output is stored in registers according to the predefined timing.

			D10	D8	D6	D4	D2	D0
	VI	OS_COMP_STAT	compout_uh	compout_ul	compout_vh	compout_vl	compout_wh	compout_wl
			U phase Hi side	U phase Lo side	V phase Hi side	V phase Lo side	W phase Hi side	W phase Lo side
	0	UVW All phases off	1	1	1	1	1	1
	1	U phase Hi side ON	0	1	1	1	1	1
mn	2	V phase Hi side ON	1	1	0	1	1	1
eq_n	3	W phase Hi side ON	1	1	1	1	0	1
$\mathrm{ft}_{\mathrm{s}}$	4	U phase Lo side ON	1	0	1	1	1	1
	5	V phase Lo side ON	1	1	1	0	1	1
	6	W phase Lo side ON	1	1	1	1	1	0

Table 4.2	Expected	values in	the inspection	method Type A
-----------	----------	-----------	----------------	---------------

#### 4.4. Inspection method Type B

This type is intended to be performed while motor relays are ON. Before starting inspection, set motor relays ON by the CP\_RLY\_CTRL register. When a Type B inspection sequence is started, this IC turns on the mid-voltage generating resistors and waits for a certain period of time. After that, this IC turns all pre-drivers for motor control OFF and performs expectation comparison. Then, this IC compares comparator output (after being noise filtered) with expected values while tuning ON the pre-drivers for motor control one by one. While an inspection sequence is being executed, resistors for maintaining HUS, HVS, and HWS at the mid-voltage when pre-drivers are off are tuned ON. During an inspection sequence, VDS comparator (after being filtered) output is stored in registers according to the predefined timing. Have the microcomputer check the inspection result after confirming that the sequence is completed by fet\_auto\_test="L."

			D10	D8	D6	D4	D2	D0
,	/DS	COMP STAT	compout_uh	compout_ul	compout_vh	compout_vl	compout_wh	compout_wl
	. 2.2_		U phase Hi side	U phase Lo side	V phase Hi side	V phase Lo side	W phase Hi side	W phase Lo side
	0	UVW All phases off	1	1	1	1	1	1
-	1	U phase Hi side ON	0	1	0	1	0	1
	2	V phase Hi side ON	0	1	0	1	0	1
seq_num	3	W phase Hi side ON	0	1	0	1	0	1
ft	4	U phase Lo side ON	1	0	1	0	1	0
	5	V phase Lo side ON	1	0	1	0	1	0
	6	W phase Lo side ON	1	0	1	0	1	0

Table 4.3	Expected	values i	n the	inspection	method Tvp	eΒ
1 abic 4.0	Lapecieu	varues r	II UIIC	mspection	memou ryp	

#### 4.5. Inspection method Type C

This type is intended to be used when inspecting whether pre-drivers for motor control can be stopped when abnormality is detected. When motor relays or power supply relays are used, perform the inspection after stopping the pre-drivers by setting ALARM terminal = "L" on the microcomputer or other means after setting the relay operation by CP\_RLY\_CTRL register so that FETs for motor control operate normally. At this time, set alr\_op="H" in ALM\_CTRL so that only the pre-drivers for motor control should stop and relays should not stop when ALARM is detected.

By selecting fet\_test\_type=C and setting fet\_test\_start while fet\_test\_unlock="H," a Type C inspection sequence is started. When a Type C inspection sequence is started, this IC turns on the mid-voltage generating resistors and waits for a certain period of time. After that, this IC turns all pre-drivers for motor control off and performs expectation comparison. Then, this IC compares comparator output (after noise filtered) signals with the expected values for two cases: when three channels of the motor control pre-drivers in the high side are turned ON simultaneously and when three channels in the low side are turned ON simultaneously. While an inspection sequence is being executed, resistors for maintaining HUS, HVS, and HWS at the mid-voltage when pre-drivers are off are tuned ON. During an inspection sequence, VDS comparator (after being filtered) output is stored in registers according to the predefined timing.

VDS_COMP_STAT		D10	D8	D6	D4	D2	D0	
		compout_uh	compout_ul	compout_vh	compout_vl	compout_wh	compout_wl	
		U phase	U phase	V phase	V phase	W phase	W phase	
		Hi side	Lo side	Hi side	Lo side	Hi side	Lo side	
seq_num	0	UVW All phases off	1	1	1	1	1	1
	1	Hi side all ON	1	1	1	1	1	1
ft	2	Lo side all ON	1	1	1	1	1	1

Table 4.4 Expected values in the inspection method Type C

#### 4.6. Inspection method Type D

This model is intended to be used when inspecting the independence of the motor relays, but allows any combination of FET drives to be set by the FET\_TEST\_CNT2 register, so can be used for general purposes. A Type D inspection is executed for a single pattern only. The Type D inspection allows any combination of FET drives to be set but uses the values at the timing when the Type D inspection sequence is started, so set the desired values before starting. When a drive pattern in which both high side and low side are ON simultaneously, both the high and low sides are treated as OFF. The IC does not perform expectation comparison but the comparator output (after being noise filtered) signals can be read for six channels. While an inspection sequence is being executed, resistors for maintaining HUS, HVS, and HWS at the mid-voltage when pre-drivers are off are tuned ON.

By selecting fet\_test\_type=D and setting the fet\_test\_start during a fet\_test\_unlock=H period, a Type D inspection sequence is started. When a Type D inspection sequence is started, this IC turns on the mid-voltage generating resistors and waits for a certain period of time. After that, FETs are driven by the drive pattern set in the FET\_TEST\_CONT2 register. During an inspection sequence, VDS comparator (after being filtered) output is stored in registers according to the predefined timing.

TOSHIBA

Preliminary

## 5. Application circuit example





 $\ll Notes \ for \ users \gg$ 

- \* The circuit constants are for the application circuit example, and not guaranteed. Determine the external circuits after a sufficient evaluation and check on a unit board, assuming the conditions of the operating environment.
- \* The smoothing capacitors externally added to the power supply terminals (VB, VCC, VCC\_OP, VCPH) should be located as close to the roots of the IC as possible.
- \* AGND1, 2 and PGND should be the solid GND (same potential  $\pm 0.3$ V) on the unit board.
- \* When designing a unit, take into consideration the notes of the individual blocks as well.
- \* Do not connect the IC incorrectly. It may destroy the IC and/or damage the devices.



Fig. 5.2 Application circuit example (When driving motor relays individually)

 $\ll$  Notes for users  $\gg$ 

- \* The circuit constants are for the application circuit example, and not guaranteed. Determine the external circuits after a sufficient evaluation and check on a unit board, assuming the conditions of the operating environment.
- \* The smoothing capacitors externally added to the power supply terminals (VB, VCC, VCC\_OP, VCPH) should be located as close to the roots of the IC as possible.
- \* AGND1, 2 and PGND should be the solid GND (same potential  $\pm 0.3$ V) on the unit board.
- \* When designing a unit, take into consideration the notes of the individual blocks as well.
- $\ast$  Do not connect the IC incorrectly. It may destroy the IC and/or damage the devices.



## 6. Power consumption



Fig. 6.1 Allowable dissipation curve

#### 6.1. Calculation of power consumption

Refer to the Appendix for calculating the power consumption of each circuit block.

#### 6.1.1. Power consumption of gate driver section (supplementary)



Fig. 6.2 Power consumption chart of gate driver section



Fig. 6.3 Power consumption diagram of gate driver section

■Gate capacity charge/discharge IL=Voh1\*Cgate\*PWM=10V\*20nF\*20kHz=4mA → Cell C14/E14 26\*4m\*(4.4+1.2)/(4.4+1.2+33+33)=26\*4m\*5.6/71.6=8.13[mW]→The total value of the three channels is the Q40/R40 cell value.

■Pull-down resistor Assuming Duty=20% of Pulldown resistance between H\*O and H\*S IR=10V/50kΩ=0.2[mA]  $0.2*10V^{2/50k}\Omega=0.40[mW] \rightarrow$ The total value of the three channels is the O40 cell value.

#### 6.1.2. Power consumption of the safety relay (supplementary)



VB and GND voltage transition @PWM Freq.=20kHz VB



■When H\*S=VB, No Gate clamp and charge Cgate IL=(VCPH-VB)/(50k+0.5k) =14/50.5k=0.277[mA]→Cell B21





■When H\*S=GND, charge Gate clamp and Cgate The current at Gate clamping is IL1\*50k=IL2\*10k+18 26V=0.5k\*(IL1+IL2)+50k\*IL1

Solve the simultaneous equations. IL2=0.738[mA]  $\rightarrow$ Cell D21 IL1=0.508[mA]  $\rightarrow$ Cell C21

The charge current to Gate is



 $(18\text{-}13.86)\text{*}20\text{n}\text{*}20\text{k}\text{=}1.655\text{m}\text{A}\text{\rightarrow}\text{Cell E21}$ 



Fig. 6.6 Power consumption diagram of safety relay section No. 3

Assuming that the average current of safety relay is 20% duty, 0.277\*0.2+(0.738+0.508+1.656)\*0.8=2.376[mA] $\rightarrow$ Cell G21

#### 6.1.3. Power consumption of charge pump section (supplementary)

Nothing of note, as it is being matched with the actual IC in simulation.

#### Notes on the contents of the description

#### 1. Block diagram

Functional blocks/circuits/constants in the block diagram may be partially omitted or simplified to explain their functions.

#### 2. Equivalent circuit

Equivalent circuits may be partially omitted or simplified to explain the circuit.

# TOSHIBA

# **Preliminary**

### TB9083FTG Application Note

Ver	Editing content	Date
1.0	Create new	2023-03-20
2.0	Figures updated to new JIS symbols	2023-07-07

#### **RESTRICTIONS ON PRODUCT USE**

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. **TOSHIBAASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.**
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative or contact us via our website.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. **TOSHIBAASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.**

## **Toshiba Electronic Devices & Storage Corporation**

https://toshiba.semicon-storage.com/jp/