## TOSHIBA

# Non-Isolated Buck DC-DC Converter Design Guide 

## RD205-DGUIDE-01

## TOSHIBA ELECTRONIC DEVICES \& STORAGE CORPORATION

TOSHIBA
Table of Contents

1. Introduction ..... 3
2. Non-Isolated Buck DC-DC Converter ..... 3
2.1. Asynchronous Rectification Method ..... 3
2.2. Synchronous Rectification Method ..... 4
2.3. Control of the Buck DC-DC Converter ..... 5
2.4. Continuous Current Mode and Discontinuous Current Mode ..... 6
2.5. Improving the Efficiency of the Synchronous Rectification Method under Light Load Conditions ..... 9
3. Circuit Design ..... 10
3.1. Overview ..... 10
3.2. Circuit Design Explanation ..... 11
4. MOSFET Selection ..... 18

## 1. Introduction

This design guide describes how to design various circuitry for Non-Isolated Buck DC-DC Converter (hereafter referred to as this power supply). Refer to the reference guide for the specifications, use, and characteristic data of this power supply.

If a component is indicated as "Not Mounted" in the bill of materials, then it is not mounted on the PCB even if its part number is indicated in the circuit diagram. Mounting locations are provided on the PCB for constant value adjustment at the time of circuit design.

## 2. Non-Isolated Buck DC-DC Converter

A DC-DC converter converts DC (direct current) to DC (direct current). The step-down converter produces a voltage lower than the input voltage. Non-Isolated Buck DC-DC Converter share the GNDs on the input power side and the output side, and thus its input side and output side are electrically connected. In addition, it uses asynchronous rectification and synchronous rectification methods.

### 2.1. Asynchronous Rectification Method

Fig. 2.1 shows the circuit outline and operation of the asynchronous rectification method. In the asynchronous rectification method, when the high-side switch (Q1) is turned on, current flows through the inductor ( L ) to the output side as shown in Fig. 2.1 (a). At the same time, the energy determined by the current value and the inductance value of the Inductor (L) is stored in the inductor. While Q1 is on, the low-side switch (D1) is energized in the opposite direction, thus D1 does not conduct. When Q1 is turned off, L continues to carry current, and the stored energy is supplied to the output side as shown in Fig. 2.1 (b).
By repeating the operations in Fig. 2.1 (a) and (b), the voltage supplied from the input power supply is converted to the switching pulse voltage. When viewed from the input power side, power is supplied from the input only during the period shown in Fig. 2.1 (a), and power is not supplied from the input during the period shown in Fig. 2.1 (b). The supplied switching pulse output voltage is smoothed by $L$ and the output capacitor ( $\mathrm{C}_{\text {out }}$ ) to produce a constant voltage. This is illustrated in Fig. 2.2.


Fig. 2.1 Outline of Circuit of Asynchronous Rectification Method


Fig. 2.2 Buck Converter Voltage

### 2.2. Synchronous Rectification Method

The synchronous rectification method has the same basic operation as the asynchronous rectification method, although a MOSFET rather than a diode is used for the low-side switch.

Fig. 2.3 shows the circuit outline and operation of the synchronous rectification method. In the synchronous rectification method, when the high-side switch (Q1) is turned on, current flows through the inductor (L) to the output side as shown in Fig. 2.3 (a). At the same time, the energy determined by the current value and the inductance value of $L$ is stored in $L$. The low-side switch (Q2) is turned off while Q1 is on, thus becoming non-conductive. When Q1 is turned off, the energy stored in L is fed to the output side in the path shown in Fig. 2.3 (b), and Q2 is controlled so that it turns on at the same time Q1 turns off. A MOSFET is used instead of a diode in asynchronous rectification for the low-side switch, because it greatly improves the loss generated by the diode.


Fig. 2.3 Outline of Circuit of Synchronous Rectification Method

Comparing the loss of asynchronous and synchronous rectification, both asynchronous and synchronous rectification are equivalent in the on-period $T_{\text {on }}$ of the high-side switch (Q1), but in the off-period $T_{\text {off, }}$ current flows through the low-side switch (D1: diode) for asynchronous rectification and through the low-side switch (Q2: MOSFET) for synchronous rectification. The power consumed during $T_{\text {off }}$ is shown below.

Asynchronous rectification W (power) $=\mathrm{I} \times \mathrm{V}_{\mathrm{F}}$ (diode forward voltage)
Synchronous rectification W (power) $=\mathrm{I}^{2} \times \mathrm{R}$ (MOSFET on-resistance)
Generally, the power loss of asynchronous rectification is considerably larger than that of synchronous rectification. Although asynchronous rectification has the advantage of being easy to design because control of diodes (low-side switches) is unnecessary, in recent years, synchronous rectification is becoming mainstream because loss reduction has been emphasized.

### 2.3. Control of the Buck DC-DC Converter

The PWM (Pulse Width Modulation) control method is used as a control method to generate a constant voltage. The frequency is constant and controls the on-time ( $\mathrm{T}_{\mathrm{on}}$ ) of the high-side switches (see Fig. 2.1 and Fig. 2.3) within the period. (The percentage of on-time per cycle is called Duty.) The control circuit monitors the output voltage, and controls the output voltage so that when the output voltage drops relative to the set voltage, Duty increases, and when the output voltage rises relative to the set voltage, Duty decreases, keeping the output voltage constant.

## Output Voltage

For the circuit shown in Fig. 2.1 and Fig. 2.3, the period during which the high-side switch (Q1) is turned on is $T_{\text {on }}$ and the period during which the high-side switch is turned off is $\mathrm{T}_{\text {off. }}$ Fig. 2.4 (a) shows the voltage and current waveforms of Q1 and inductor (L) at this time. When Q1 is on, ( $\mathrm{V}_{\text {in }}-$ $\mathrm{V}_{\text {out }}$ ) is applied at both ends of the inductor ( L ). When Q1 is off, $\mathrm{V}_{\text {out }}$ is applied. Therefore, the current $\Delta \mathrm{I}_{\text {on }}$ of L that increases during $\mathrm{T}_{\text {on }}$ period shown in Fig. 2.4(b) and the current- $\Delta \mathrm{I}_{\text {off }}$ of L that decreases during $T_{\text {off }}$ period are expressed as follows.

Inductor current increase

$$
\Delta I_{\text {on }}=\frac{1}{L} \times\left(V_{\text {in }}-V_{\text {out }}\right) \times T_{\text {on }}
$$

Inductor current reduction

$$
-\Delta I_{o f f}=\frac{1}{L} \times\left(V_{\text {out }}\right) \times T_{\text {off }}
$$

When DC-DC converter operation is in the steady state, $\Delta \mathrm{I}_{\text {on }}$ of the increase in the inductor current during $T_{\text {on }}$ and $-\Delta \mathrm{I}_{\text {off }}$ of the decrease in $\mathrm{T}_{\text {off }}$ period are equal, and the output voltage $V_{\text {out }}$ from $\Delta \mathrm{I}_{\text {on }}$ $=-\Delta I_{\text {off }}$ is expressed by the following equation.

$$
V_{\text {out }}=V_{\text {in }} \times \frac{T_{\text {on }}}{T_{\text {on }}+T_{\text {off }}} \quad \text { Equation(1) }
$$



Fig. 2.4 DC-DC Converter Voltage/Current Waveforms

### 2.4. Continuous Current Mode and Discontinuous Current Mode

There are continuous current mode and discontinuous current mode for switching operation. The continuous current mode is a mode in which the inductor current flows continuously in the circuit shown in Fig. 2.1 and Fig. 2.3. If the output current $\mathrm{I}_{\text {out }}$ is greater than $1 / 2$ of the increase/decrease (ripple current) $\Delta \mathrm{I}$ of the inductor current $\mathrm{I}_{\mathrm{L}}$ the continuous current mode is set, and if it is smaller the operation will be different between asynchronous rectification and synchronous rectification.

## When the output current $I_{\text {out }}$ is greater than $1 / 2$ of the increment/decrement (ripple current) of the inductor current $I_{L}$

In the area where $\mathrm{I}_{\text {out }} \geqq 1 / 2 \times \Delta \mathrm{I}$ is satisfied, both asynchronous rectification and synchronous rectification are in continuous current mode. In particular, when $I_{\text {out }}=1 / 2 \times \Delta \mathrm{I}$, it is called boundary current mode. Fig. 2.5 shows the current $\mathrm{I}_{\mathrm{L}}$ and current $\mathrm{I}_{\text {out }}$ waveforms. Ideally, the output voltage is independent of the output current and depends only on $\mathrm{V}_{\text {in }}, \mathrm{T}_{\text {on }}$, $\mathrm{T}_{\text {off }}$, as shown in Equation (1) above.

(a) Continuous current mode

(b) Boundary current mode

Fig. 2.5 Continuous Current Mode Waveform

## When the output current $I_{\text {out }}$ is less than $1 / 2$ of the increment/decrement range (ripple current) of the inductor current $\mathrm{I}_{\mathrm{L}}(\Delta \mathrm{I})$

The operation differs between asynchronous and synchronous rectification. In asynchronous rectification, as shown in Fig. 2.6 (a), there is a period in which the output current becomes zero because reverse flow of the inductor current cannot be performed by the diode (low-side switch). This is called discontinuous current mode. The output voltage equation (1) does not hold in the discontinuous current mode.

In synchronous rectification without reverse current prevention function, as shown in Fig. 2.6 (b), if the load current falls below half of the ripple current, a period in which the inductor current becomes negative occurs. That is, a current flows from $V_{\text {out }}$ to the inductor. At this time, energy is stored in the inductor in the opposite direction. Even if the low-side switch is turned off and the high-side switch is turned on, current flows backwards from $\mathrm{V}_{\text {out }}$ to $\mathrm{V}_{\text {in }}$ through the inductor until the energy stored in the inductor reaches zero. In synchronous rectification with reverse current, the output voltage equation (1) is true because the system operates in the continuous current mode over the entire range of the output current.

(a) Asynchronous rectification method

(b) Synchronous rectification method

Fig. 2.6 Inductor Current at Light Load

Fig. 2.7 (a) shows the inductor current waveform of the synchronous rectification method when the load current is zero. Fig. 2.7 (b) shows the reverse flow operation in the circuit that produces the waveform shown in Fig. 2.7 (a).

(a) Inductor Current Waveform of the Synchronous Rectification Method at No Load

(b) Synchronous Rectification Reverse Flow Operation at No Load

Fig. 2.7 Operation and Inductor Current of Synchronous Rectification Method at No Load

### 2.5. Improving the Efficiency of the Synchronous Rectification Method under Light Load Conditions

In the synchronous rectification method, when the load current becomes half or less of the ripple current, a period in which the inductor current flows backward occurs as described in Fig. 2.6. This inductor reverse current flows through the high-side switch (Q1) and low-side switch (Q2), causing a loss due to the on-resistance of MOSFET and reducing the efficiency under light loads.

To eliminate this loss, a function is added to detect reverse inductor current and turn off the lowside switch (Q2). When the low-side switch (Q2) is turned off, the reverse current period of the inductor current is zero. If the inductor reverse current is prevented, the reverse current does not cause energy to accumulate in the inductor, and the inductor reverse current to the high-side switch (Q1) is not generated. The operation at this time is the same as the discontinuous current mode of asynchronous rectification.

## Further Improvement of Efficiency at Light Load

DC-DC converter has been improved by the synchronous rectification method, while for light loads it has been improved by adding the anti-reverse flow function to the synchronous rectification method. PFM control further improves the efficiency during light loads.

## PFM-Control (Pulse Frequency Modulation)

The PWM control of DC-DC converter keeps the switching period of the high-side MOSFET constant and changes the duty cycle. In contrast, the PFM keeps the on-time ( $T_{\text {on }}$ ) of the switching pulse constant and vary the period depending on the loading.
Fig. 2.8 shows the operation waveforms of the PFM. When the load current is small, the frequency decreases (period increase) (a). And as the load current increases, the frequency increase (period decreases) (b). At light loads, the power consumed by DC-DC converter is not negligible for the power consumed by the load, resulting in a reduction in efficiency. For light loads, switching from PWM control to PFM control reduces switching losses by reducing the number of switching operations in response to a decrease in load current, thus improving efficiency.


Fig. 2.8 PFM Control

## 3. Circuit Design

This section describes the circuit design of this power supply.

### 3.1. Overview

In this power supply Analog Devices's LTC7803 (hereafter referred to as the controller) is used to configure the circuitry for the controller ICs.

Input is DC 12 V ( $\pm 10 \%$ ), and 8 outputs are shown below. In addition, each output is further optimized in 3 ways, (1) emphasis on efficiency at $100 \%$ load, (2) emphasis on efficiency at $50 \%$ load, and (3) emphasis on compactness, leading to 24 design patterns. These optimizations are achieved by changing the switching frequency, inductor, and MOSFET.

Table 3.1 Power Supply Circuit Types

| Input Voltage (V) | Output Voltage (V) | Max. Output Current (A) | Optimization |
| :---: | :---: | :---: | :---: |
| 12 | 5 | 5 | (1)efficiency at $100 \%$ load |
|  |  |  | (2)efficiency at $50 \%$ load |
|  |  |  | (3)compactness |
|  |  | 8 | (1)efficiency at $100 \%$ load |
|  |  |  | (2)efficiency at $50 \%$ load |
|  |  |  | (3)compactness |
|  |  | 12 | (1)efficiency at $100 \%$ load |
|  |  |  | (2)efficiency at $50 \%$ load |
|  |  |  | (3)compactness |
|  | 3.3 | 10 | (1)efficiency at $100 \%$ load |
|  |  |  | (2)efficiency at $50 \%$ load |
|  |  |  | (3)compactness |
|  |  | 13.3 | (1)efficiency at $100 \%$ load |
|  |  |  | (2)efficiency at $50 \%$ load |
|  |  |  | (3)compactness |
|  |  | 18.2 | (1)efficiency at $100 \%$ load |
|  |  |  | (2)efficiency at $50 \%$ load |
|  |  |  | (3)compactness |
|  | 1.5 | 10 | (1)efficiency at $100 \%$ load |
|  |  |  | (2)efficiency at $50 \%$ load |
|  |  |  | (3)compactness |
|  | 1.05 | 10 | (1)efficiency at $100 \%$ load |
|  |  |  | (2)efficiency at $50 \%$ load |
|  |  |  | (3)compactness |

### 3.2. Circuit Design Explanation

This section describes the basic design points of this power supply. There are 24 design patterns, but since the same controller is used in all patterns, the explanation is based on one pattern i.e. $5 \mathrm{~V} / 5 \mathrm{~A}$ optimized for (1) efficiency at $100 \%$ load. Fig. 3.1 shows the circuit. For detailed designs around the controller, refer to the datasheet of LTC7803 manufactured by Analog Devices and related documents.


Fig. 3.1 Circuit of 5 V/5 A Optimized for (1) Efficiency at 100\% Load

## Setting the Switching Frequency

The switching frequency is set using FREQ pin or PL/SP (PLLIN/SPREAD) pin. Set PL/SP pin to OV and set the switching frequency ( $\mathrm{f}_{\text {osc }}$ ) using the resistance of the external resistors (R9, R10). Calculate the switching frequency ( $\mathrm{f}_{\mathrm{osc}}$ ) using the following equation:

$$
f_{o s c}(k H z)=\frac{37 M H z}{(R 9+R 10) \Omega}
$$

In this power supply, the switching frequency ( $f_{\text {osc }}$ ) setting for the design optimized for (1) efficiency at $100 \%$ load and the design optimized for (2) efficiency at $50 \%$ load is 197.9 kHz , and for the design optimized for (3) compactness is 596.8 kHz .
As shown in Fig. 3.2, $187 \mathrm{k} \Omega$ is selected as the resistance value (R9+R10) to set the frequency to approximately 200 kHz ( 197.9 kHz ). To set to 600 kHz , select $62 \mathrm{k} \Omega$ for the resistance value (R9+R10). The frequency can be set from 100 kHz to 3 MHz .


Fig. 3.2 Switching Frequency Setting

## Output Voltage Setting

Set the output voltage using the resistance value of the external resistors (R25, R29, R26, R30). Calculate the output voltage (VOUT) using the following equation:

$$
V_{\text {OUT }}(V)=0.8 \times\left(1+\frac{(R 25 / / R 29)}{(R 26 / / R 30)}\right)
$$

For output voltage of $5 \mathrm{~V}, \mathrm{R} 25$ is set as $3.3 \mathrm{k} \Omega$, R29 is not mounted and to set R26//R30 as 628 $\Omega$, R26 and R30 are selected as R26=8.2k $\Omega$ and $\mathrm{R} 30=680 \Omega$ as shown in Fig. 3.3.


Fig. 3.3 Output Voltage Setting (Output Voltage 5V)

When the output voltage is set to $+3.3 \mathrm{~V}, \mathrm{R} 25=3.3 \mathrm{k} \Omega$, R 29 is not mounted, $\mathrm{R} 26=8.2 \mathrm{k} \Omega$, and R30 $=1.2 \mathrm{k} \Omega$.
When the output voltage is set to $+1.0 \mathrm{~V}, \mathrm{R} 25=2.2 \mathrm{k} \Omega$, R 29 is not mounted, $\mathrm{R} 26=10 \mathrm{k} \Omega$, and $R 30=3.3 \mathrm{k} \Omega$.

When the output voltage is set to $+1.05 \mathrm{~V}, \mathrm{R} 25=3.3 \mathrm{k} \Omega$, R29 is not mounted, R26 $=82 \mathrm{k} \Omega$, and $R 30=12 \mathrm{k} \Omega$.

Tolerance for the reference voltage 0.8 V (pin-4 FB terminal) is $\pm 1.5 \%$ for $\left(-40^{\circ} \mathrm{C}\right.$ to $125^{\circ} \mathrm{C}$ or $150{ }^{\circ} \mathrm{C}$ ) and $\pm 1.0 \%$ for ( $0{ }^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ). It is necessary to consider both resistance tolerance and the reference voltage tolerance to set output voltages.

## TOSHIBA

## Overcurrent Detection Setting

The controller can be configured to use either inductor resistance (DCR) sensing or sensing by adding a current sensing resistor. Either of the two current detection method can be selected. Inductor DCR sensing is selected when efficiency, mounting area, and cost are priorities. And, sensing by adding a current detection resistor is selected when overcurrent detection accuracy is priority.

In this power supply, detection by the DCR of the inductor is used. Thus the accuracy of overcurrent detection decreases, however output short protection is used as specification of this power supply without fixing the overcurrent detection range.

When detection by inductor DCR is used, adjustment using external resistor is required.
Calculate the overcurrent detection OC (A) and the external resistor R19 and R21 using the following equation.

$$
O C(A)=\frac{V_{\text {sense }}}{R_{\text {sense }}}-\frac{\Delta I_{L}}{2}
$$

$\mathrm{V}_{\text {sense }}: 50 \mathrm{mV}$
$\Delta \mathrm{I}$ : Ripple current
(The peak value of the inductor-current is set, and the value obtained by subtracting half of the ripple current $\Delta \mathrm{I}_{\mathrm{L}}$ is the maximum average current.)

$$
\Delta I_{L}(A)=\frac{1}{f_{\text {osc }} \times L} \times V_{\text {out }} \times\left(1-\frac{V_{\text {out }}}{V_{\text {in }}}\right)
$$

In the above equation ( $1-\frac{V_{\text {out }}}{V_{\text {in }}}$ ) is low-side MOSFET Duty.
$f_{\text {osc }}$ : switching frequency, 197.9 kHz
L : Inductance of the inductor, $6.8 \mu \mathrm{H}$

$$
\begin{aligned}
& V_{\text {out }}:+5 \mathrm{~V} \\
& \mathrm{~V}_{\text {in }}:+12 \mathrm{~V}
\end{aligned}
$$

If the external (R19//R21) •C23 time constant is selected to be exactly equal to L1/DCR time constant, the voltage drop across the external voltage capacitor C23 is equal to the voltage drop across the DCR of the inductance multiplied by R21/(R19+R21).

$$
R_{\text {sense }}=\frac{D C R_{a t 20}{ }^{\circ} \mathrm{C} \times(R 21) k \Omega}{(R 19) k \Omega+(R 21) k \Omega}
$$

DCR at $20^{\circ} \mathrm{C}: 4.1 \mathrm{~m} \Omega$
R19: $6.8 \mathrm{k} \Omega$, R21: $82 \mathrm{k} \Omega$
From the above equation, $\Delta I_{\mathrm{L}}=2.17 \mathrm{~A}, \mathrm{R}_{\text {sense }}=3.79, \mathrm{OC}(\mathrm{MAX})(\mathrm{A})=12.1(\mathrm{~A})$


Fig. 3.4 Overcurrent Detection Setting

## Ripple Voltage Calculation

Set the output voltage ripple ( $\mathrm{V}_{\text {ripple }}$ ) to the requirement value by using the capacitance value (Cout) of the output capacitor. The resulting combined ripple voltage is the output voltage ripple ( $\mathrm{V}_{\text {ripple }}$ ).

1. Ripple voltage ( $\mathrm{V}_{\text {ripple_ESR }}$ ) generated by Ripple Current ( $\Delta \mathrm{I}_{\mathrm{L}}$ ) and Equivalent Serial Resistor Value (ESR) of Output Capacitor
2. Ripple voltage ( $V_{\text {ripple_Cap }}$ ) generated by Ripple Current ( $\Delta \mathrm{I}_{\mathrm{L}}$ ), Capacitance of Output Capacitor (Cout), and Switching Frequency (fosc)
3. Ripple voltage ( $\mathrm{V}_{\text {ripple_EsL }}$ ) generated by switching voltage $\left(\mathrm{V}_{\mathrm{sw}}\right)$, equivalent serial inductance (ESL) of output capacitor, and inductance (L)
Calculate each ripple voltage using the following equation.

$$
\begin{aligned}
V_{\text {ripple_ESR }}(V) & =\Delta I_{L} \times E S R \\
V_{\text {ripple_Cap }}(V) & =\frac{\Delta I_{L}}{8 \times C_{\text {OUT }} \times\left(f_{o S c}\right)} \\
V_{\text {ripple_ESL }}(V) & =\frac{V_{S W} \times E S L}{(L)}
\end{aligned}
$$

$\Delta \mathrm{I}_{\mathrm{L}}$ is 2.17 A from last result, ESR is $0.82 \mathrm{~m} \Omega$ (parallel of $\mathrm{C} 31: 3.1 \mathrm{~m} \Omega$ and $\mathrm{C} 33: 1.11 \mathrm{~m} \Omega$ ). $V_{\text {ripple_ESR }}=2.17 \times 0.82=1.78 \mathrm{mV}$

Cout is, C31: $220 \mu \mathrm{~F}, \mathrm{C} 33: 10 \mu \mathrm{~F}$, but considering DC bias characteristic, it is $58.2 \mu \mathrm{~F}+4.5 \mu \mathrm{~F}=$ $62.7 \mu \mathrm{~F}$.
$\mathrm{F}_{\text {osc }}=197.9 \mathrm{kHz}$
$V_{\text {ripple_Cap }}=2.17 \div(8 \times 62.7 \mu \times 197.9 \mathrm{k})=21.9 \mathrm{mV}$
$\mathrm{V}_{\mathrm{sw}}=12 \mathrm{~V}, \mathrm{~L}=6.8 \mu \mathrm{H}$, ESL is 0.25 nH (parallel of C31: 0.36 nH and C33: 0.83 nH )
$V_{\text {ripple_ESL }}=12 \times 0.25 \mathrm{n} \div 6.8 \mu=0.44 \mathrm{mV}$
$\mathrm{V}_{\text {ripple_Cap }}=1.78 \mathrm{~m}+21.9 \mathrm{~m}+0.44 \mathrm{~m} \doteqdot 24.1 \mathrm{mV}$

Since the ripple voltage generated by $\mathrm{V}_{\text {ripple_Cap }}$ is out of phase with $\mathrm{V}_{\text {ripple_ESR, }} \mathrm{V}_{\text {ripple_ESL, }}$ the simple sum is used as a guideline for the output voltage ripple.
Adjust COUT, ESR, and ESL of the output capacitor so that the output voltage ripple $\mathrm{V}_{\text {ripple }}$ satisfies the required specifications. Also check the following:

1. The output terminal undershoot and overshoot (that occur when the load changes suddenly) falls within the specified voltage range.
2. The allowable ripple current of the output capacitor is ensured.
3. Tolerance and aging of the output capacitors, tolerances including DC superimposition characteristics of the inductor (L), and tolerances of other components shall be considered.

## TOSHIBA

RD205-DGUIDE-01

## Inductor Selection

There is a correlation between switching frequency and inductor selection in the sense that the higher the switching frequency, the smaller inductor can be used. If efficiency is priority, then lower the switching frequency and select an inductor with a low DC resistance (higher rated current). If compactness is priority, increase the switching frequency and select an inductor with a small value. The switching frequency can be set between 100 kHz and 3 MHz for the controller, but 197.9 kHz is set for the both designs optimized for (1) efficiency at $100 \%$ and (2) efficiency at $50 \%$ load, and 596.8 kHz is set for the design optimized for (3) compactness on this power supply.

Below is a list of the Wurth Elektlonik's inductors used this time.

Table 3.2 Inductor List

| Output <br> (V/A) | Optimization | Inductor $P / N$ | Specification ( $\mu \mathrm{H} / \mathrm{A}$ ) | $\begin{gathered} \text { Size } \\ (\mathrm{mm}) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: |
| 5/5 | (1)efficiency at $100 \%$ load | 74439370068 | 6.8/15 | $16.4 \times 15.4$ |
|  | (2)efficiency at $50 \%$ load | 74439370068 | 6.8/15 | $16.4 \times 15.4$ |
|  | (3)compactness | 744314200 | 2/11.5 | $6.9 \times 6.9$ |
| 5/8 | (1)efficiency at $100 \%$ load | 74439369033 | 3.3/15 | $11.6 \times 10.5$ |
|  | (2)efficiency at $50 \%$ load | 74439369033 | 3.3/15 | $11.6 \times 10.5$ |
|  | (3)compactness | 7443340150 | 1.5/16.5 | $8.4 \times 7.9$ |
| 5/12 | (1)efficiency at $100 \%$ load | 74439369033 | 3.3/15 | $11.6 \times 10.5$ |
|  | (2)efficiency at $50 \%$ load | 74439369033 | 3.3/15 | $11.6 \times 10.5$ |
|  | (3)compactness | 7443340100 | 1/17 | $8.4 \times 7.9$ |
| 3.3/10 | (1)efficiency at $100 \%$ load | 7443630310 | 3.1/26 | $21.8 \times 21.5$ |
|  | (2)efficiency at $50 \%$ load | 7443630310 | 3.1/26 | $21.8 \times 21.5$ |
|  | (3)compactness | 744311100 | 1/15 | $7.0 \times 6.9$ |
| 3.3/13.3 | (1)efficiency at $100 \%$ load | 7443630310 | 3.1/26 | $21.8 \times 21.5$ |
|  | (2)efficiency at $50 \%$ load | 7443630310 | 3.1/26 | $21.8 \times 21.5$ |
|  | (3)compactness | 7443340068 | 0.68/19 | $8.4 \times 7.9$ |
| 3.3/18.2 | (1)efficiency at $100 \%$ load | 7443630310 | 3.1/26 | $21.8 \times 21.5$ |
|  | (2)efficiency at $50 \%$ load | 7443630310 | 3.1/26 | $21.8 \times 21.5$ |
|  | (3)compactness | 7443320047 | 0.47/26 | $12.1 \times 11.4$ |
| 1.5/10 | (1)efficiency at $100 \%$ load | 7443310150 | 1.5/18.5 | $12.1 \times 11.4$ |
|  | (2)efficiency at $50 \%$ load | 7443310150 | 1.5/18.5 | $12.1 \times 11.4$ |
|  | (3)compactness | 744323033 | 0.33/18 | $10.6 \times 10.6$ |
| 1.05/10 | (1)efficiency at $100 \%$ load | 74439369022 | 2.2/16 | $11.6 \times 10.5$ |
|  | (2)efficiency at $50 \%$ load | 74439369022 | 2.2/16 | $11.6 \times 10.5$ |
|  | (3)compactness | 744316047 | 0.47/15 | $5.3 \times 5.6$ |

## Operation Setting at Light Load

High-efficiency Burst Mode operation, pulse skip mode, or forced continuous conduction mode can be selected in this power supply at light load current. This power supply is set to pulse skip mode.

## Selection Method

Burst Mode Operation
R5: Mounting is Not required,
R6: $0 \Omega$ (i.e. MODE pin. and GND are connected)
Pulse Skip Mode
R5 : $100 \mathrm{k} \Omega$ (MODE pin and INTVcc pin are connected through a $100 \mathrm{k} \Omega$ resistor),
R6 : Mounting is not required.
Forced Continuous Conduction Mode
R5: $0 \Omega$ (i.e. MODE pin and INTV ${ }_{\text {Cc }}$ pin are connected,
R6: Mounting is not required.


Fig. 3.5 Operation Setting at Light Load

## Pin 13 : EXTVcc

Supplying a voltage of 4.7 V or more to this terminal will increase efficiency because the linear voltage regulator built into the controller is turned off. With this power supply, the output voltage is connected to the pin 13 (EXTVcc) only for +5 V output design.

## Precautions

The pin assignment of the controller LTC7803 vary according to its package. This power supply design shows the pin assignment of the QFN package.

## 4. MOSFET Selection

The two N-channel MOSFET (high-side and low-side) used for this power supply are selected considering the following:
(1) Since this power supply is a 12 V step-down converter, $\mathrm{V}_{\text {DSs }}$ is chosen to be 30 V .
(2) The high-side and low-side MOSFET driving voltages are set by the controller's INTV ${ }_{c c}$ voltage and are typically 5.15 V at startup. Therefore, the logic-level drive MOSFET is selected.
(3) MOSFET requires different properties between the high-side MOSFET and the low-side MOSFET.

The high-side MOSFET performs the switching operation, and the low-side MOSFET performs the synchronous rectification operation.

## High-side MOSFET

In the high-side MOSFET, switching loss is the most critical feature, and high-speed performance is required. Because the switching frequency is as high as several hundred kHz , the switching loss accounts for a large percentage of the total loss.

The conduction loss varies greatly depending on the I/O voltage ratio and load conditions. However, since the I/O voltage ratio is the on-duty ratio of MOSFET, it increases as the I/O voltage ratio increases. The conduction loss increases in proportion to the square of the current (the switching loss increases in proportion to the approximate current), so it increases as the load current increases.

In light loads, since the loss at output capacitance and gate capacitance due to switching affects the efficiency, it is also important.

## Low-side MOSFET

The low-side MOSFET has almost no switching loss because of zero-volt switching due to synchronous rectification operation. Consequently, continuity loss is the majority of the total loss, and thus the low $\mathrm{R}_{\mathrm{ds}(\mathrm{on})}$ property is the most critical.

When the high-side MOSFET is turned on, the loss occurs due to the reverse-recovery current of the low-side MOSFET body diode, therefore the body diode properties are also crucial.

In light loads, the current is small, so there is almost no conduction loss, and most of the loss occurs due to the capacitance of the MOSFET (including the body diode) and is caused by switching.
(4) Emphasis on Compactness

By increasing the switching frequency, components such as inductor are made smaller, and by selecting MOSFET of small packages, the power supply is made smaller. The switching performance of the high-side MOSFET becomes more significant because the switching loss of the high-side MOSFET increases as the switching frequency increases.

Table 4.1 lists MOSFET products selected for each design pattern. And, Fig. 4.1 shows the efficiency curve for three optimizations, which are (1) efficiency at $100 \%$ load, (2) efficiency at $50 \%$ load, and (3) compactness for the design pattern with output of $3.3 \mathrm{~V}, 10 \mathrm{~A}$ and with MOSFETs selected this time as a reference.

Table 4.1 List of MOSFETs Used

| Output <br> (V/A) | Optimization | $\left(\begin{array}{c} \mathrm{Fc} \\ (\mathrm{kHz}) \end{array}\right.$ | MOSFETs used |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | High-side | $\mathrm{R}_{\mathrm{ds}(\mathrm{on}) @ 4.5 \mathrm{~V}(\mathrm{~m} \Omega)(\mathrm{max})}$ <br> $/ \mathrm{C}_{\text {iss }}$ (pF)(typ) /Package | Low-side | $\begin{aligned} & \mathrm{R}_{\mathrm{ds}(\mathrm{on})} @ 4.5 \mathrm{~V}(\mathrm{~m} \Omega)(\mathrm{max}) \\ & / \mathrm{C}_{\mathrm{iss}}(\mathrm{pF})(\mathrm{typ}) / \text { Package } \end{aligned}$ |
| 5/5 | (1)efficiency at $100 \%$ load | 197.9 | TPH11003NL | 16/510/SOP Advance | TPH8R903NL | 12.7/630/SOP Advance |
|  | (2)efficiency at $50 \%$ load | 197.9 | TPH11003NL | 16/510/SOP Advance | TPH11003NL | 16/510/SOP Advance |
|  | (3)compactness | 596.8 | TPN11003N | 16/510/TSON Advance | TPN8R903NL | 12.7/630/TSON Advance |
| 5/8 | (1)efficiency at $100 \%$ | 197.9 | TPH4R003NL | 6.2/1110/SOP Advance | TPH2R903PL | 1/1780/SO |
|  | (2)efficiency at 50 | 197.9 | TPH8R903NL | 12.7/630/SOP Advance | TPH4R803PL | 6.2/1520/SOP Advan |
|  | (3)compactness | 596.8 | TPN8R903NL | 12.7/630/TSON Advance | TPN5R203PL | 20/TSON |
| 5/12 | (1)efficiency at $100 \%$ load | 197.9 | TPH4R003NL | 110/SOP Advance | TPH2R003PL | /4930/SO |
|  | (2)efficiency at $50 \%$ load | 197.9 | TPH4R003NL | 6.2/1110/SOP Advance | TPH4R803PL | 6.2/1520/SOP Advance |
|  | (3)compactness | 596.8 | TPN4R303NL | 6.3/1110/TSON Advance | TPN2R903PL | 4.1/1730/TSON Ad |
| 3.3/10 | (1)efficiency at $100 \%$ loa | 197.9 | TPH4R003N | 6.2/1110/SOP Advance | TPH2R003PL | 2.6/4930/SOP Advance |
|  | (2efficiency at $50 \%$ load | 197.9 | TPH4R003N | 6.2/1110/SOP Advance | TPH4R803PL | 6.2/1520/SOP Advance |
|  | (3)compactness | 596.8 | TPN4R303NL | 6.3/1110/TSON Advance | TPN2R903PL | 4.1/1730/TSON Adv |
| 3.3/13.3 | (1)efficiency at $100 \%$ load | 197.9 | TPH4R003NL | 6.2/1110/SOP Advance | TPHR9203PL1 | 1.29/5800/SO |
|  | (2)efficiency at 50 | 197.9 | TPH4R003NL | 6.2/1110/SOP Advance | TPH2R903PL | 4.1/1780/SOP Advance |
|  | (3)compactness | 596.8 | TPN4R303NL | 6.3/1110/TSON Advance | TPN2R903PL | 4.1/1730/TSON |
| 3.3/18.2 | (1)efficiency at $100 \%$ load | 197.9 | TPH3R203NL | 4.7/1600/SOP Advance | TPHR6503PL1 | 0.89/7700/SOP Ad |
|  | (2)efficiency at $50 \%$ load | 197.9 | TPH4R003NL | 6.2/1110/SOP Advance | TPH2R003PL | 2.6/4930/SOP Advance |
|  | (3)compactness | 596.8 | TPN4R303NL | 6.3/1110/TSON Advan | TPN1R603PL | 2.5/2970/TSON Adv |
| 1.5/10 | (1)efficiency at $100 \%$ load | 197.9 | TPH8R903NL | 12.7/630/SOP Advance | TPH2R003PL | 2.6/4930/SOP Advance |
|  | (2)efficiency at $50 \%$ load | 197.9 | TPH8R903NL | 12.7/630/SOP Advance | TPH4R803PL | 6.2/1520/SOP Advance |
|  | (3)compactness | 596.8 | TPN8R903NL | 12.7/630/TSON Advance | TPN2R903PL | 4.1/1730/TSON Advance |
| 1.05/10 | (1)efficiency at $100 \%$ load | 197.9 | TPH8R903NL | 12.7/630/SOP Advance | TPH2R003PL | 2.6/4930/SOP Advance |
|  | (2)efficiency at $50 \%$ load | 197.9 | TPH8R903NL | 12.7/630/SOP Advance | TPH4R803PL | 6.2/1520/SOP Advance |
|  | (3)compactness | 596.8 | TPN8R903NL | 12.7/630/TSON Advance | TPN2R903PL | 4.1/1730/TSON Advance |



Fig. 4.1 Output 3.3 V/10A designs Efficiency

## Appendix

The calculated values for all 24-design patterns of the power supply in this design are as follows.

5 V Output, total 9 circuits

|  | Optimization |  | $5 \mathrm{~V} / 5 \mathrm{~A}$ |  |  | $5 \mathrm{~V} / 8 \mathrm{~A}$ |  |  | $5 \mathrm{~V} / 12 \mathrm{~A}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | (1)Optimized for $100 \%$ load | (2)Optimized for $50 \%$ load | (3)Optimized for compactness | (1)Optimized <br> for $100 \%$ load | (2)Optimized for $50 \%$ load | (3)Optimized for compactness | (1)Optimized for $100 \%$ load | (2) Optimized for 50\% load | (3)Optimized for compactness |
| Switching Frequency | Rfreq | [k $\Omega$ ] | 187 | 187 | 62 | 187 | 187 | 62 | 187 | 187 | 62 |
|  | fosc= | [ kHz ] | 197.9 | 197.9 | 596.8 | 197.9 | 197.9 | 596.8 | 197.9 | 197.9 | 596.8 |
| Output Current | RB | [kת] | 3.3 | 3.3 | 3.3 | 3.3 | 3.3 | 3.3 | 3.3 | 3.3 | 3.3 |
|  | RA-1 | [kR] | 8.2 | 8.2 | 8.2 | 8.2 | 8.2 | 8.2 | 8.2 | 8.2 | 8.2 |
|  | RA-2 | [kS] | 0.68 | 0.68 | 0.68 | 0.68 | 0.68 | 0.68 | 0.68 | 0.68 | 0.68 |
|  | RA(total) | [kS] | 0.628 | 0.63 | 0.63 | 0.63 | 0.63 | 0.63 | 0.63 | 0.63 | 0.63 |
|  | Vout= | [V] | 5.00 | 5.00 | 5.00 | 5.00 | 5.00 | 5.00 | 5.00 | 5.00 | 5.00 |
| $\xrightarrow{\text { Over Current }}$ | P/N of Wurth |  | 74439370068 | 74439370068 | 744314200 | 74439369033 | 74439369033 | 7443340150 | 74439369033 | 74439369033 | 7443340100 |
|  | Size |  | $16.4 \times 15.4$ | $16.4 \times 15.4$ | $6.9 \times 6.9$ | $11.6 \times 10.5$ | $11.6 \times 10.5$ | $8.4 \times 7.9$ | $11.6 \times 10.5$ | $11.6 \times 10.5$ | $8.4 \times 7.9$ |
|  | Rated Current | [A] | 15 | 15 | 11.5 | 15 | 15 | 16.5 | 15 | 15 | 17 |
|  |  | [ $\mu \mathrm{H}]$ | 6.8 | 6.8 | 2 | 3.3 | 3.3 | 1.5 | 3.3 | 3.3 | 1 |
| Input Voltage <br> Ripple Current Max. Output Current Peak Current of $L$ | Vin | [V] | 12.00 | 12.00 | 12.00 | 12.00 | 12.00 | 12.00 | 12.00 | 12.00 | 12.00 |
|  | $\Delta \mathrm{IL}=$ | [A] | 2.17 | 2.17 | 2.44 | 4.47 | 4.47 | 3.26 | 4.47 | 4.47 | 4.89 |
|  | Iout | [A] | 5 | 5 | 5 | 8 | 8 | 8 | 12 | 12 | 12 |
|  | Ilpeak= | [A] | 6.08 | 6.08 | 6.22 | 10.23 | 10.23 | 9.63 | 14.23 | 14.23 | 14.44 |
|  | Vsense(typ) | [mV] | 50 | 50 | 50 | 50 | 50 | 50 | 50 | 50 | 50 |
|  | DCR(at $20^{\circ} \mathrm{C}$ ) | [m/3] | 4.10 | 4.10 | 5.85 | 3.40 | 3.40 | 5.30 | 3.40 | 3.40 | 2.95 |
|  | Rs1 | [kR] | 4.3 | 4.3 | 1.5 | 2.4 | 2.4 | 1.5 | 3.0 | 3.0 | 1.5 |
|  | Rs2 | [kR] |  |  |  |  |  |  |  |  |  |
|  | Rs1//Rs2 | [kR] | 4.3 | 4.3 | 1.5 | 2.4 | 2.4 | 1.5 | 3.0 | 3.0 | 1.5 |
|  | Rp | [k8] | Not Mounted | Not Mounted | Not Mounted | Not Mounted | Not Mounted | 6.8 | 12.0 | 12.0 | 6.2 |
|  | Rsense |  | 4.10 | 4.10 | 5.85 | 3.40 | 3.40 | 4.34 | 2.72 | 2.72 | 2.38 |
|  | OC(typ) | [A] | 11.11 | 11.11 | 7.32 | 12.47 | 12.47 | 9.89 | 16.15 | 16.15 | 18.61 |
| (Ref.) $\operatorname{IIL}$ of Short Current (Ref.) Ave. Short Current | $\Delta \mathrm{IL}(\mathrm{SC)}$ | [A] | 0.07 | 0.07 | 0.24 | 0.15 | 0.15 | 0.32 | 0.15 | 0.15 | 0.48 |
|  | IL(SC) | [A] | 4.41 | 4.41 | 2.81 | 4.92 | 4.92 | 3.79 | 6.39 | 6.39 | 7.20 |
| Ripple Voltage Calculation | esr-1 | [ms] | 1.11 | 1.11 | 1.11 | 1.11 | 1.11 | 1.11 | 1.11 | 1.11 | 1.11 |
|  | Capacitance-1 | [ $\mu \mathrm{F}$ ] | 4.485 | 4.485 | 4.485 | 4.485 | 4.485 | 4.485 | 4.485 | 4.485 | 4.485 |
|  | esl-1 | [ nH$]$ | 0.83 | 0.83 | 0.83 | 0.83 | 0.83 | 0.83 | 0.83 | 0.83 | 0.83 |
|  | esr-2 | [m 2 ] | 3.1 | 3.1 | 3.1 | 3.1 | 3.1 | 3.1 | 3.1 | 3.1 | 3.1 |
|  | Capacitance-2 | [ $\mu \mathrm{F}$ ] | 58.241 | 58.241 | 58.241 | 58.241 | 58.241 | 58.241 | 58.241 | 58.241 | 58.241 |
|  | esl-2 | [ nH$]$ | 0.36 | 0.36 | 0.36 | 0.36 | 0.36 | 0.36 | 0.36 | 0.36 | 0.36 |
|  | Total esr [ | [m $\Omega$ ] | 0.82 | 0.82 | 0.82 | 0.82 | 0.82 | 0.82 | 0.82 | 0.82 | 0.82 |
|  | Total Capacitance | [ $\mu \mathrm{F}$ ] | 62.7 | 62.7 | 62.7 | 62.7 | 62.7 | 62.7 | 62.7 | 62.7 | 62.7 |
|  | Total est | [ nH$]$ | 0.25 | 0.25 | 0.25 | 0.25 | 0.25 | 0.25 | 0.25 | 0.25 | 0.25 |
|  | Vr(esr) | [mv] | 1.77 | 1.77 | 2.00 | 3.65 | 3.65 | 2.66 | 3.65 | 3.65 | 4.00 |
|  | Vr (cap) | [mV] | 21.84 | 21.84 | 8.16 | 45.00 | 45.00 | 10.88 | 45.00 | 45.00 | 16.32 |
|  | $\mathrm{Vr}(\mathrm{ESL}$ ) | [mV] | 0.44 | 0.44 | 1.51 | 0.91 | 0.91 | 2.01 | 0.91 | 0.91 | 3.01 |
|  | Vr (Total) | [mV] | 24.05 | 24.05 | 11.67 | 49.57 | 49.57 | 15.56 | 49.57 | 49.57 | 23.33 |
|  | Target Ripple | [mV] | 300 | 300 | 300 | 300 | 300 | 300 | 300 | 300 | 300 |

3.3 V Output, total 9 circuits

|  | Optimization |  | 3. $3 \mathrm{~V} / 10 \mathrm{~A}$ |  |  | $3.3 \mathrm{~V} / 13.3 \mathrm{~A}$ |  |  | 3.3 A/18.2 A |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | (1)Optimized for $100 \%$ load | (2) Optimized for $50 \%$ load | $\begin{gathered} \text { (3)Optimized } \\ \text { for } \\ \text { compactness } \end{gathered}$ | (1) Optimized for $100 \%$ load | (2)Optimized for $50 \%$ load | (3)Optimized for compactness | (1)Optimized for $100 \%$ load | (2) Optimized for $50 \%$ load | (3)Optimized for compactness |
| Switching Frequency | Rfreq | [kR] | 187 | 187 | 62 | 187 | 187 | 62 | 187 | 187 | 62 |
|  | fosc= | [kHz] | 197.9 | 197.9 | 596.8 | 197.9 | 197.9 | 596.8 | 197.9 | 197.9 | 596.8 |
| Output Current | RB | [kR] | 3.3 | 3.3 | 3.3 | 3.3 | 3.3 | 3.3 | 3.3 | 3.3 | 3.3 |
|  | RA-1 | [kR] | 8.2 | 8.2 | 8.2 | 8.2 | 8.2 | 8.2 | 8.2 | 8.2 | 8.2 |
|  | RA-2 | [kR] | 1.2 | 1.2 | 1.2 | 1.2 | 1.2 | 1.2 | 1.2 | 1.2 | 1.2 |
|  | RA(total) | [k8] | 1.05 | 1.05 | 1.05 | 1.05 | 1.05 | 1.05 | 1.05 | 1.05 | 1.05 |
|  | Vout= | [V] | 3.32 | 3.32 | 3.32 | 3.32 | 3.32 | 3.32 | 3.32 | 3.32 | 3.32 |
| $\frac{\text { Over Current }}{\text { Protection }}$ | P/N of Wurth |  | 7443630310 | 7443630310 | 744311100 | 7443630310 | 7443630310 | 7443340068 | 7443630310 | 7443630310 | 7443320047 |
|  | Size |  | $18.2 \times 18.2$ | $18.2 \times 18.2$ | $6.9 \times 6.9$ | $18.2 \times 18.2$ | $18.2 \times 18.2$ | $8.4 \times 7.9$ | $18.2 \times 18.2$ | $18.2 \times 18.2$ | $12.1 \times 11.4$ |
|  | Rated Current | [A] | 26 | 26 | 15 | 26 | 26 | 19 | 26 | 26 | 26 |
|  | L | [ $\mu \mathrm{H}]$ | 3.1 | 3.1 | 0.78 | 3.1 | 3.1 | 0.68 | 3.1 | 3.1 | 0.47 |
| Input Voltage Ripple Current Max. Output Current Peak Current of L | Vin | [V] | 12.00 | 12.00 | 12.00 | 12.00 | 12.00 | 12.00 | 12.00 | 12.00 | 12.00 |
|  | $\Delta \mathrm{IL}=$ | [A] | 3.92 | 3.92 | 5.16 | 3.92 | 3.92 | 5.92 | 3.92 | 3.92 | 8.56 |
|  | Iout | [A] | 10 | 10 | 10 | 13.3 | 13.3 | 13.3 | 18.2 | 18.2 | 18.2 |
|  | Ilpeak= | [A] | 11.96 | 11.96 | 12.58 | 15.26 | 15.26 | 16.26 | 20.16 | 20.16 | 22.48 |
|  | Vsense(typ) | [mv] | 50 | 50 | 50 | 50 | 50 | 50 | 50 | 50 | 50 |
|  | DCR(at $20^{\circ} \mathrm{C}$ ) [ | [m $\Omega$ ] | 2.09 | 2.09 | 4.60 | 2.09 | 2.09 | 1.72 | 2.09 | 2.09 | 1.85 |
|  | Rs1 | [kR] | 3.3 | 3.3 | 1.3 | 3.3 | 3.3 | 1.8 | 3.30 | 3.30 | 1.5 |
|  | Rs2 | [kR] |  |  |  |  |  |  |  |  |  |
|  | Rs1//Rs2 | [kR] | 3.3 | 3.3 | 1.3 | 3.3 | 3.3 | 1.8 | 3.3 | 3.3 | 1.5 |
|  | Rp | [kR] | Not Mounted | Not Mounted | 3.9 | Not Mounted | Not Mounted | Not Mounted | Not Mounted | Not Mounted | Not Mounted |
|  | Rsense |  | 2.09 | 2.09 | 3.45 | 2.09 | 2.09 | 1.72 | 2.09 | 2.09 | 1.85 |
|  | OC(typ) | [A] | 21.97 | 21.97 | 11.91 | 21.97 | 21.97 | 26.11 | 21.97 | 21.97 | 22.74 |
| (Ref.) $\Delta I L$ of Short Current (Ref.) Ave. Short Current | $\Delta \mathrm{IL}(\mathrm{SC})$ | [A] | 0.15 | 0.15 | 0.62 | 0.15 | 0.15 | 0.71 | 0.15 | 0.15 | 1.02 |
|  | IL(SC) | [A] | 8.71 | 8.71 | 4.46 | 8.71 | 8.71 | 10.09 | 8.71 | 8.71 | 8.59 |
| Ripple Voltage Calculation | esr-1 [ | [m/] | 1.11 | 1.11 | 1.11 | 1.11 | 1.11 | 1.11 | 1.11 | 1.11 | 1.11 |
|  | Capacitance-1 | [ $\mu \mathrm{F}$ ] | 6.168 | 6.168 | 6.168 | 6.168 | 6.168 | 6.168 | 6.168 | 6.168 | 6.168 |
|  | esl-1 | [ nH$]$ | 0.83 | 0.83 | 0.83 | 0.83 | 0.83 | 0.83 | 0.83 | 0.83 | 0.83 |
|  | esr-2 [ | [m/] | 3.1 | 3.1 | 3.1 | 3.1 | 3.1 | 3.1 | 3.1 | 3.1 | 3.1 |
|  | Capacitance-2 | [ $\mu \mathrm{F}$ ] | 82.099 | 82.099 | 82.099 | 82.099 | 82.099 | 82.099 | 82.099 | 82.099 | 82.099 |
|  | est-2 | [ nH$]$ | 0.36 | 0.36 | 0.36 | 0.36 | 0.36 | 0.36 | 0.36 | 0.36 | 0.36 |
|  | Total est [ | [m/] | 0.8 | 0.8 | 0.8 | 0.8 | 0.8 | 0.8 | 0.8 | 0.8 | 0.8 |
|  | Total Capacitance | [ $\mu \mathrm{F}$ ] | 88.3 | 88.3 | 88.3 | 88.3 | 88.3 | 88.3 | 88.3 | 88.3 | 88.3 |
|  | Total esi | $[\mathrm{nH}]$ | 0.25 | 0.25 | 0.25 | 0.25 | 0.25 | 0.25 | 0.25 | 0.25 | 0.25 |
|  | V (esr) | [mv] | 3.20 | 3.20 | 4.22 | 3.20 | 3.20 | 4.84 | 3.20 | 3.20 | 7.00 |
|  | Vr (cap) | [mV] | 28.03 | 28.03 | 12.25 | 28.03 | 28.03 | 14.05 | 28.03 | 28.03 | 20.32 |
|  | $\operatorname{Vr}(\mathrm{ESL})$ | [mV] | 0.97 | 0.97 | 3.86 | 0.97 | 0.97 | 4.43 | 0.97 | 0.97 | 6.41 |
|  | Vr (Total) | [mV] | 32.21 | 32.21 | 20.33 | 32.21 | 32.21 | 23.32 | 32.21 | 32.21 | 33.74 |
|  | Target Ripple[ | [mV] | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 |

1.5 V Ouput, total 3 circuits and 1.05 V output, total 3 circuits


## Terms of Use

This terms of use is made between Toshiba Electronic Devices and Storage Corporation ("We") and customers who use documents and data that are consulted to design electronics applications on which our semiconductor devices are mounted ("this Reference Design"). Customers shall comply with this terms of use. Please note that it is assumed that customers agree to any and all this terms of use if customers download this Reference Design. We may, at its sole and exclusive discretion, change, alter, modify, add, and/or remove any part of this terms of use at any time without any prior notice. We may terminate this terms of use at any time and for any reason. Upon termination of this terms of use, customers shall destroy this Reference Design. In the event of any breach thereof by customers, customers shall destroy this Reference Design, and furnish us a written confirmation to prove such destruction.

1. Restrictions on usage
2. This Reference Design is provided solely as reference data for designing electronics applications. Customers shall not use this Reference Design for any other purpose, including without limitation, verification of reliability.
3. This Reference Design is for customer's own use and not for sale, lease or other transfer.
4. Customers shall not use this Reference Design for evaluation in high or low temperature, high humidity, or high electromagnetic environments.
5. This Reference Design shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.

## 2. Limitations

1. We reserve the right to make changes to this Reference Design without notice.
2. This Reference Design should be treated as a reference only. We are not responsible for any incorrect or incomplete data and information.
3. Semiconductor devices can malfunction or fail. When designing electronics applications by referring to this Reference Design, customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of semiconductor devices could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Customers must also refer to and comply with the latest versions of all relevant our information, including without limitation, specifications, data sheets and application notes for semiconductor devices, as well as the precautions and conditions set forth in the "Semiconductor Reliability Handbook".
4. When designing electronics applications by referring to this Reference Design, customers must evaluate the whole system adequately. Customers are solely responsible for all aspects of their own product design or applications. WE ASSUME NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
5. No responsibility is assumed by us for any infringement of patents or any other intellectual property rights of third parties that may result from the use of this Reference Design. No license to any intellectual property right is granted by this terms of use, whether express or implied, by estoppel or otherwise.
6. THIS REFERENCE DESIGN IS PROVIDED "AS IS". WE (a) ASSUME NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (b) DISCLAIM ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO THIS REFERENCE DESIGN, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.

## 3. Export Control

Customers shall not use or otherwise make available this Reference Design for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). This Reference Design may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of this Reference Design are strictly prohibited except in compliance with all applicable export laws and regulations.
4. Governing Laws

This terms of use shall be governed and construed by laws of Japan.

