# Surface Mount Small Signal Transistor (BJT) Precautions for use

# **Outline:**

This document describes the maximum ratings (definition of maximum ratings, voltage ratings, current ratings, temperature ratings, and power ratings) listed in the datasheet. Small-signal transistors (Bipolar junction transistor, BJT) mainly refer to transistors with a power dissipation ( $P_c$ ) of 1W or less.

This is for reference only. Do not design the final equipment in this document.

1

# **Table of Contents**

| Outline:                          | 1   |
|-----------------------------------|-----|
| Table of Contents                 | 2   |
| 1. Maximum rating                 | 4   |
| 1.1. Definition of maximum rating | 4   |
| 1.2. Voltage ratings              |     |
| 1.3. Current ratings              | 4   |
| 1.4. Temperature ratings          | . 5 |
| 1.5. Power ratings                | . 6 |
| 2. Related Links                  | 10  |
| RESTRICTIONS ON PRODUCT USE       | 11  |



# List of Figures

| Figure 1.1 Relationship between failure rate and junction temperature of transistors(B |         |
|--|---------|
| MIL-HDBK-217A)   | ••••P5  |
| Figure 1.2 PC-Ta Properties for Epoxy Glass Board Installation                         | •••••P7 |
| Figure 1.3 Power Dissipation PC – Substrate Area S·····                                | •••••P7 |
| Figure 1.4 PC-Ta Properties for Mounting Alumina-Ceramic Board                         | •••••P7 |
| Figure 1.5 SSM, USM package Power Loss PC-Ambient Temperature Ta.                      | •••••P8 |
| Figure 1.6 rth by Package-Pulse width  | •••••P9 |

## List of Tables

 Table 1.1 Formula for calculating allowable power when pulsed power is applied ······P8

## 1. Maximum rating

#### 1.1. Definition of maximum rating

For semiconductor devices, applied voltage, current, temperature, power dissipation, and other factors are major factors limiting the operation function.

The maximum rating is the maximum allowable value that must not be exceeded in order to operate the semiconductor element effectively and ensure sufficient reliability, and is specified as the absolute maximum rating.

The absolute maximum rating (hereinafter referred to as the maximum rating) is defined as "the limit value that must not be exceeded either instantaneously or simultaneously, and that must not be reached for any two items at the same time." Operation exceeding the maximum rating may cause breakage, damage or deterioration, and may cause explosion or burn-in hazards.

#### 1.2. Voltage ratings

Transistors are composed of input and output circuit using any one of the emitter, base, and collector terminals as a common terminal. Therefore, the voltage rating is also specified for the collector-base voltage  $V_{CB}$ , collector-emitter voltage  $V_{CE}$ , and emitter-base voltage  $V_{EB}$ .

The voltage breakdown that determines the voltage rating is divided into transistor specific characteristics (such as  $V_{(BR)CBO}$ ,  $V_{(BR)CEO}$ ) and input circuit condition dependent characteristics (such as  $V_{(BR)CER}$ ,  $V_{(BR)CEX}$ ), which are generally related to both circuitry and transistor specific characteristics.

#### 1.3. Current ratings

The maximum current that can flow forward in the emitter junction  $I_{E max}$ , the maximum current that can flow backwards in the collector junction  $I_{C max}$  is available for transistors. However, in many cases, the maximum current that can flow backwards in transistors is  $I_{C max} = I_{E max}$  and is determined primarily by the following considerations.

- (1)The presence of a finite collector saturation voltage prevents the internal power loss from exceeding the rated value and hence the junction temperature from exceeding the rated value Current that does not exceed.
- (2)Current at which DC amplification factor  $h_{FE}$  is lowerd to 1/2 to 1/3 or less of peak value.

Namely for switching purposes,  $h_{FE} \cong 10$  for medium-power transistors of  $h_{FE} \cong 3$  for large-power transistors.

(3)Current at which the internal lead wire are blown off.

The maximum base current  $I_{B max}$  is generally  $I_{B max} \cong \frac{1}{2}$  to  $\frac{1}{6} \times I_{C max}$ .

#### **1.4. Temperature ratings**

The maximum-junction-temperature  $T_{jmax}$  is defined by the material and reliability of the transistor, and operates simply. It must also be considered in terms of reliability, such as degradation and life.

Generally, the degradation of transistors is accelerated as the junction temperature increases, and the following relations are recognized between the average service life Lm(hours) and junction temperature  $T_i(K)$  with A and B as constants inherent to transistor.

$$\log L_{m} \cong A + \frac{B}{T_{j}}$$

Therefore, for transistors requiring long-term life assurance, the upper limit of the allowable junction temperature is determined to match the defect rate and reliability, and values of 100 to 150°C for Si transistors and 150 to 200°C for surface-stabilized Si planar transistors.

The storage temperature  $T_{stg}$  is a temperature range that can be stored without operating the transistor, which is also specified by the nature and reliability of the component material. Figure 1.1 shows an example of the relationship between transistor life and junction temperature.



$$Ta = \frac{T_{j-} To}{T_{jmax} - To}$$

Figure 1.1 Relationship between failure rate and junction temperature of transistors (Based on MIL-HDBK-217A)

#### 1.5. Power ratings

Power loss inside the transistor is converted to thermal energy, which increases the internal temperature.

The internal power loss of a transistor operating at an operating point is the sum of collector loss =  $I_CV_{CB}$  and emitter loss =  $I_EV_{BE}$ , but normally the emitter junction is forward biased and is VCB>VBE and IC  $\simeq$  IE and therefore determined by the collector loss  $P_C=I_CV_{CB} \simeq I_CV_{CE}$ .

It is well known that the parameters limiting the maximum allowable loss  $P_{Cmax}$  of the transistors are the maximum junction temperature  $T_{jmax}$  and the reference temperature  $T_o$  (ambient temperature  $T_a$  or case temperature  $T_c$ ) described above, which are related by the thermal resistance  $\theta$  (or  $R_{th}$ ) as follows.

 $P_{Cmax} = \frac{(Tjmax - To)}{\theta}$  .....(1)

Thermal resistance is a physical quantity that indicates the rate at which the junction temperature rises relative to the unit power loss, i.e. the difficulty of heat dissipation. Therefore, a transistor with a large  $P_{Cmax}$  must be selected to achieve a large power loss. In particular, heat dissipation designs are crucial for power transistors.

Normally, the rated value of  $P_{Cmax}$  is Ta=25°C, and when the use of a radiator is expected, the value is indicated when  $T_c$ =25°C. Therefore, the thermal resistance between the junction and outside air of the transistor or the thermal resistance between the junction and case can be known using Equation (1) respectively.

The power dissipation should be derated according to the temperature. Figure 1.2 shows the power dissipation for each temperature package.

Power dissipation varies greatly depending on how the surface-mount component is mounted. The following table shows examples of power dissipation changes for each package.

#### (1) Super mini (S-Mini) type

The super mini-type has a smaller  $P_{C(max)}$  of = 150 mW for the device itself because of the smaller packages. However, when mounted on a board, the heat dissipation from the lead to the board increases, and the power dissipation in the mounted state becomes considerably large. Figures 1.2 to 1.4 show the power dissipation when mounted on a board. Note that the power dissipation at the time of board mounting is slightly different depending on the product type, and the larger the pellet, the greater the power dissipation in the mounted state tends to be.

• Substrate material and multiple mounting

The relation between  $P_{C(max)}$ -T<sub>a</sub> characteristic and the board size and  $P_{C(max)}$  when mounting the board in Figures 1.2 to 1.4 is the value when one transistor is mounted, but in actual cases, multiple transistors will be installed.

In this case, heat is generated from the individual transistors and the heat dissipation to the board interferes with each other. Therefore, the power dissipation is smaller than that of a single transistor.



Figure 1.2 P<sub>C</sub>-T<sub>a</sub> Properties for Epoxy Glass Board Installation







Figure 1.4  $P_C$ -T<sub>a</sub> Properties for Mounting Alumina-Ceramic Board

(2) Small Super Mini (SSM) Type, Ultra Super Mini (USM) Type

The power dissipation  $P_{C (max)}$  of the SSM type and USM type are reduced to 100 mW because the package is even smaller than the super mini type package. However, when mounted on a board, the power dissipation will be increased in the same way as the super mini type described above due to heat dissipation from leads, etc.



Figure 1.5 SSM, USM package Power Loss P<sub>C</sub>-Ambient Temperature Ta

The power dissipation when pulsed rather than continuous power is applied to the transistor is determined by the transient thermal resistivity  $r_{th}$  and the following tables. Fig. 1.6 shows the transient thermal resistance  $r_{th}$ -t of the enclosures.

| Load type  | Power waveform      | Permissible power (peak value)  |
|--|---------------------|---|
| Single pulse load  |                     | $P_{M} = \frac{T_{j} - Ta}{r_{th}}$   |
| A load in which a single<br>pulse load is<br>superimposed on a<br>continuous DC load |                     | $P_{M} = \frac{T_{j} - Ta - P_{Z} \cdot R_{th}}{r_{th}} + P_{Z}$  |
| Continuously repeated pulse load   | ŮŮŮ<br><sup>™</sup> | $P_{M} = \frac{\frac{T_{j} - Ta}{t}}{\frac{T_{j} - Ta}{T_{j} - T_{j}} + (1 - \frac{T_{j} - Ta}{T_{j}}) r_{(t+T)h} - r_{Th} + r_{th}}$ |

However, (R<sub>Th</sub>: Constant thermal resistance,  $r_{th}$ : Transient thermal resistance at time t r<sub>Th</sub>: Transient thermal resistance at time T,  $r_{(t + T)h}$ : Transient thermal resistance at time t + T)



Figure 1.6  $r_{th}$  by Package-Pulse width

# TOSHIBA

# 2. Related Links

| ■ Bipolar Transistors Lineup                                   | Click                  |
|--|------------------------|
| ■ Bipolar Transistors (Parametric Search)                      | Click                  |
| ■ Bias Resistor Built-in Transistors (Digital Transistors) (Pa | rametric Search) Click |
| ■ RF Bipolar Transistors (Parametric Search)                   | Click                  |
| ■ Stock Check & Purchase                                       | Buy<br>Online          |
| ■ FAQ  | Click                  |
| ■ Application Notes  | Click                  |
| ■ Reference Design Center                                      | Click                  |

## **RESTRICTIONS ON PRODUCT USE**

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative or contact us via our website.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

# **Toshiba Electronic Devices & Storage Corporation**

https://toshiba.semicon-storage.com/