


CMOS Digital Integrated Circuit Silicon Monolithic

# TXZ+ Family TPM4N Group (1)

## General Description

- Arm® Cortex®-M4 ( with FPU)
- Operating frequency: 1 to 200 MHz, Operating voltage: 2.7 to 3.6 V
- Code Flash: 512 KB to 2048 KB. Data Flash: 32KB
- Built-in High speed 12-bit AD converter and plenty of timers/serial channels
- Built-in CAN controller, Universal Serial Bus, Ethernet MAC



## Applications

TXZ+ family TPM4N Group (1) integrates widely used for the equipment in which high speed data procedure is required, such as OA/digital products, industrial equipment, and others.

## Features

- Arm Cortex-M4 ( with FPU)
  - Operating frequency: 1 to 200 MHz
  - Memory Protection Unit (MPU)
- Supply voltage and power consumption
  - Operating voltage: 2.7 to 3.6 V
  - Low-power consumption operation: IDLE, STOP1, and STOP2
- Operating temperature:
  - - 40 to +85°C@operating frequency 1 to 200 MHz
- Internal memory
  - Code Flash: 512 KB to 2048 KB, rewritable up to 100,000 times
  - Data Flash: 32 KB, rewritable up to 100,000 times
  - Data Flash is rewritable during instruction execution
  - RAM: 192 KB to 256 KB and Backup RAM: 2 KB (all products)
- Clock
  - External high speed oscillator: 8 MHz to 20 MHz (Ceramic and Crystal)
  - External high speed clock input: 8 to 24 MHz
  - Internal high speed oscillator1 (IHOSC1):10MHz, user trimming function
  - Internal high speed oscillator2 (IHOSC2):10MHz
  - PLL: 200 MHz output
- External low speed oscillator: 32.768 kHz
- Oscillation Frequency Detector (OFD): Abnormal system clock detection
- Voltage Detection (LVD): 7 levels. selection between interrupts and reset outputs
- Interrupt
  - External factor: 9 to 16
  - (External pins: 14 to 28 pins, with DNF).
  - Internal: 117 to 157 factors
- I/O ports: 86 to 146 (Input: 4, Output: 1)
  - Enable to select Pull-up/Pull-down resistor, Open-drain
  - 5V tolerant, 3V tolerant
- On-chip debug (JTAG/SW) and NBDIF (RAM monitor)
- Trigger Selector (TRGSEL)
  - Expand trigger requests for DMA Controller, Timer counter, and others.
- DMA Controller: 3 Units
  - MDMAC: 1 Unit, DMA requests: 30 to 32 factors, internal/external triggers
  - HDMAC: 2 Units, DMA requests: 13 to 15 factors, internal/external triggers
- External bus interface (EBIF)
  - Expandable to 64MB (Program/data)
  - External data bus (separate bug/multiplexed bun): 8/16 bit width
  - Chip select controller: 4 channels

Start of commercial production  
**2021-10**

- Asynchronous serial communication
    - UART: 3 to 6 channels, 5.0 Mbps (Max).  
FIFO (Transmission 8 stage and Reception 8 stage)
    - FUART: 1 or 2 channels, 2.5Mbps (Max). FIFO (Transmission 32 stage and Reception 32 stage) and IrDA 115.2Kbps (Max).
  - Serial Peripheral Interface (TSPI): 5 to 9 channels
    - SIO/SPI mode, 25 MHz (Max)
    - FIFO (Transmission 16bit x 8 stage and Reception 16bit x 8 stage)
    - Frame mode/Sector mode
  - Synchronous serial interface (TSSI): 2 channels
    - Transmitter/reciever can communicate independently.  
Full-duplex communication is possible by cooperative operation.
    - FIFO (Transmission 32bit x 4 stage and Reception 32bit x 4 stage)
  - I<sup>2</sup>C Interface
    - I<sup>2</sup>C Interface (I2C): 3 to 5 channels  
Multi master, Standard mode/Fast mode available  
7-bit addressing format available
    - I<sup>2</sup>C Interface version A (EI2C): 3 to 5 channels  
Multi master, Standard mode/Fast mode/Fast mode Plus available  
7/10-bit addressing format available
- Note: I2C and EI2C can be used exclusively.
- Serial Memory Interface (SMIF): 1 channel
    - Up to two serial memories can be connected
    - Memory capacity 64KB to 128MB
    - SPI, Quad, QPI, Octal, OPI
  - CAN controller (CAN): 2 Units
    - Version 2.0B Active compliant, 32 mailbox, 1 Mbps (Max)
  - Universal Serial Bus (USB): 2 Units
    - Universal Serial Bus Specification Rev 2.0 compliant (Full Speed)
    - On-The-Go Supplement Rev 2.0 Specification compliant
  - Ethernet MAC (ETHM): 1 Unit
    - MII, RMII
    - IEEE 802.3-2008 compliant
  - Consumer Electronics Control Circuit (CEC): 1 channel
  - 8-bit DA converter (DAC): 2 channels
  - 12-bit AD converter (ADC): 16 to 24 channel inputs
    - Sample and hold circuit
    - Conversion time: 1.0  $\mu$ s @fADCLK = 60 MHz
  - Advanced Programmable Motor Control Circuit (A-PMD): 1 channel
    - 3 phase PWM output, Synchronized with 12-bit ADC
    - Emergency stop function by external inputs (EMG0 pin and OVVO pin)
  - 32-bit Timer Event Counter (T32A)
    - 32 channels as 16-bit timers:16 channels as 32-bit timers
    - Interval timer, event counter, input capture, phase difference input, PPG output, Sync start, Trigger start
  - Interval Sensor Detection circuit (ISD): 3 Units
    - 4 inputs per Unit
    - Sampling 12 inputs at maximum simultaneously in Unit synchronous mode
    - Lowspeed oscillator (32.768 kHz) and 32-bit timer output can be used as sampling clock
  - I<sup>2</sup>S Interface (I2S): 2 channels
  - Audio data format: I<sup>2</sup>S stereo, LR stereo, PCM monaural
  - Sampling frequency: Stereo 192kHz (Max), monaural 384kHz (Max)
  - FIR calculation circuit (FIR): 1 channel
  - Dedicated function for I<sup>2</sup>S Interface
  - Sum-of-products processing of audio data
  - Long Term Timer (LTTMR): 1 channel
  - Interval time of 0.1 $\mu$ s to 6553.5 $\mu$ s can be set
  - Real-time Clock (RTC): 1 channel
  - Clock Selective Watchdog Timer (SIWDT): 1 channel
  - Clocks other than the system clock can be selected.
  - Clear window, interrupts and reset outputs
  - Remote Control Signal Preprocessor (RMC): 1 to 2channels
  - Supports boundary scan (BSC)

## Products Lists Categorized by Functions

The product under development is contained in this table.

For the newest status of each product, please contact your sales representative.

**Table 1.1 TPM4NR (1/2)**

Built-in Functions		TPM4NRF20FG	TPM4NRF15FG	TPM4NRF10FG	TPM4NRFDFG
Memory	Code Flash (KB)	2048	1536	1024	512
	Data Flash (KB)	32	32	32	32
	RAM (KB)	256	256	256	192
	Backup RAM (KB)	2	2	2	2
I/O port	PORT (pin)	146	146	146	146
External interrupt	Factor	16	16	16	16
	Pin	28	28	28	28
External bus	EBIF	Separate bus/ Multiplexed bus	Separate bus/ Multiplexed bus	Separate bus/ Multiplexed bus	Separate bus/ Multiplexed bus
DMAC	MDMAC (ch)	32	32	32	32
	HDMAC (ch)	15	15	15	15
Timer function	T32A (ch)	16	16	16	16
	LTTMR (ch)	1	1	1	1
	RTC (ch)	1	1	1	1
Serial communication function	UART (ch)	6	6	6	6
	FUART (ch)	2	2	2	2
	I2C/EI2C (ch)	5/5	5/5	5/5	5/5
	TSPI (ch)	9	9	9	9
	TSSI (ch)	2	2	2	2
	SMIF (ch)	1	1	1	1
	CEC (ch)	1	1	1	1
CAN controller	CAN (Unit)	2	2	2	2
Universal Serial Bus	USB (Unit)	2	2	2	2
Ethernet MAC	ETHM (Unit)	1	1	1	1
Analog function	12-bit ADC (ch)	24	24	24	24
	8-bit DAC (ch)	2	2	2	2
Motor control function	A-PMD (ch)	1	1	1	1
Remote Control preprocessor	RMC (ch)	2	2	2	2
Interval Sensor Detection	ISD (Unit)	3	3	3	3
Inter-IC Sound	I2S (ch)	2	2	2	2
Finite Impulse Response	FIR (ch)	1	1	1	1
System function	LVD (ch)	1	1	1	1
	SIWDT (ch)	1	1	1	1
	OFD (ch)	1	1	1	1
	POR	1	1	1	1
Debug interface	Debug	On-chip debug (JTAG/SW), TRACE (4 bits), NBDIF			
Package	Package type	LQFP176 (20 mm x 20 mm, 0.4 mm pitch)			

Table 1.2 TPM4NR (2/2)

Built-in Functions		TPM4NRF20XBG	TPM4NRF15XBG	TPM4NRF10XBG	TPM4NRFDXBG
Memory	Code Flash (KB)	2048	1536	1024	512
	Data Flash (KB)	32	32	32	32
	RAM (KB)	256	256	256	192
	Backup RAM (KB)	2	2	2	2
I/O port	PORT (pin)	146	146	146	146
External interrupt	Factor	16	16	16	16
	Pin	28	28	28	28
External bus	EBIF	Separate bus/ Multiplexed bus	Separate bus/ Multiplexed bus	Separate bus/ Multiplexed bus	Separate bus/ Multiplexed bus
DMAC	MDMAC (ch)	32	32	32	32
	HDMAC (ch)	15	15	15	15
Timer function	T32A (ch)	16	16	16	16
	LTTMR (ch)	1	1	1	1
	RTC (ch)	1	1	1	1
Serial communication function	UART (ch)	6	6	6	6
	FUART (ch)	2	2	2	2
	I2C/EI2C (ch)	5/5	5/5	5/5	5/5
	TSPI (ch)	9	9	9	9
	TSSI (ch)	2	2	2	2
	SMIF (ch)	1	1	1	1
	CEC (ch)	1	1	1	1
CAN controller	CAN (Unit)	2	2	2	2
Universal Serial Bus	USB (Unit)	2	2	2	2
Ethernet MAC	ETHM (Unit)	1	1	1	1
Analog function	12-bit ADC (ch)	24	24	24	24
	8-bit DAC (ch)	2	2	2	2
Motor control function	A-PMD (ch)	1	1	1	1
Remote Control preprocessor	RMC (ch)	2	2	2	2
Interval Sensor Detection	ISD (Unit)	3	3	3	3
Inter-IC Sound	I2S (ch)	2	2	2	2
Finite Impulse Response	FIR (ch)	1	1	1	1
System function	LVD (ch)	1	1	1	1
	SIWDT (ch)	1	1	1	1
	OFD (ch)	1	1	1	1
	POR	1	1	1	1
Debug interface	Debug	On-chip debug (JTAG/SW), TRACE (4 bits), NBDIF			
Package	Package type	VF8GA177 (13 mm x 13 mm, 0.8 mm pitch)			

**Table 1.3 TMPM4NQ (1/2)**

Built-in Functions		TMPM4NQF20FG	TMPM4NQF15FG	TMPM4NQF10FG	TMPM4NQDFDG
Memory	Code Flash (KB)	2048	1536	1024	512
	Data Flash (KB)	32	32	32	32
	RAM (KB)	256	256	256	192
	Backup RAM (KB)	2	2	2	2
I/O port	PORT (pin)	118	118	118	118
External interrupt	Factor	14	14	14	14
	Pin	21	21	21	21
External bus	EBIF	Separate bus /Multiplexed bus	Separate bus /Multiplexed bus	Separate bus /Multiplexed bus	Separate bus /Multiplexed bus
DMAC	MDMAC (ch)	32	32	32	32
	HDMAC (ch)	15	15	15	15
Timer function	T32A (ch)	16	16	16	16
	LTTMR (ch)	1	1	1	1
	RTC (ch)	1	1	1	1
Serial communication function	UART (ch)	5	5	5	5
	FUART (ch)	2	2	2	2
	I2C/EI2C (ch)	5/5	5/5	5/5	5/5
	TSPI (ch)	8	8	8	8
	TSSI (ch)	1	1	1	1
	SMIF (ch)	1	1	1	1
	CEC (ch)	1	1	1	1
CAN controller	CAN (Unit)	2	2	2	2
Universal Serial Bus	USB (Unit)	2	2	2	2
Ethernet MAC	ETHM (Unit)	1	1	1	1
Analog function	12-bit ADC (ch)	24	24	24	24
	8-bit DAC (ch)	2	2	2	2
Motor control function	A-PMD (ch)	1	1	1	1
Remote Control preprocessor	RMC (ch)	2	2	2	2
Interval Sensor Detection	ISD (Unit)	2	2	2	2
Inter-IC Sound	I2S (ch)	2	2	2	2
Finite Impulse Response	FIR (ch)	1	1	1	1
System function	LVD (ch)	1	1	1	1
	SIWDT (ch)	1	1	1	1
	OFD (ch)	1	1	1	1
	POR	1	1	1	1
Debug interface	Debug	On-chip debug (JTAG/SW), TRACE (4 bits), NBDIF			
Package	Package type	LQFP144 (20 mm x 20 mm, 0.5 mm pitch)			

Table 1.4 TPM4NQ (2/2)

Built-in Functions		TPM4NQF20XBG	TPM4NQF15XBG	TPM4NQF10XBG	TPM4NQFDXBG
Memory	Code Flash (KB)	2048	1536	1024	512
	Data Flash (KB)	32	32	32	32
	RAM (KB)	256	256	256	192
	Backup RAM (KB)	2	2	2	2
I/O port	PORT (pin)	118	118	118	118
External interrupt	Factor	14	14	14	14
	Pin	21	21	21	21
External bus	EBIF	Separate bus/ Multiplexed bus	Separate bus/ Multiplexed bus	Separate bus/ Multiplexed bus	Separate bus/ Multiplexed bus
DMAC	MDMAC (ch)	32	32	32	32
	HDMAC (ch)	15	15	15	15
Timer function	T32A (ch)	16	16	16	16
	LTTMR (ch)	1	1	1	1
	RTC (ch)	1	1	1	1
Serial communication function	UART (ch)	5	5	5	5
	FUART (ch)	2	2	2	2
	I2C/EI2C (ch)	5/5	5/5	5/5	5/5
	TSPI (ch)	8	8	8	8
	TSSI (ch)	1	1	1	1
	SMIF (ch)	1	1	1	1
	CEC (ch)	1	1	1	1
CAN controller	CAN (Unit)	2	2	2	2
Universal Serial Bus	USB (Unit)	2	2	2	2
Ethernet MAC	ETHM (Unit)	1	1	1	1
Analog function	12-bit ADC (ch)	24	24	24	24
	8-bit DAC (ch)	2	2	2	2
Motor control function	A-PMD (ch)	1	1	1	1
Remote Control preprocessor	RMC (ch)	2	2	2	2
Interval Sensor Detection	ISD (Unit)	2	2	2	2
Inter-IC Sound	I2S (ch)	2	2	2	2
Finite Impulse Response	FIR (ch)	1	1	1	1
System function	LVD (ch)	1	1	1	1
	SIWDT (ch)	1	1	1	1
	OFD (ch)	1	1	1	1
	POR	1	1	1	1
Debug interface	Debug	On-chip debug (JTAG/SW), TRACE (4 bits), NBDIF			
Package	Package type	VF8GA145 (12 mm x 12 mm, 0.8 mm pitch)			

Table 1.5 TPM4NN

Built-in Functions		TPM4NNF20FG	TPM4NNF15FG	TPM4NNF10FG	TPM4NNFDFG
Memory	Code Flash (KB)	2048	1536	1024	512
	Data Flash (KB)	32	32	32	32
	RAM (KB)	256	256	256	192
	Backup RAM (KB)	2	2	2	2
I/O port	PORT (pin)	86	86	86	86
External interrupt	Factor	9	9	9	9
	Pin	14	14	14	14
External bus	EBIF	Separate bus/ Multiplexed bus	Separate bus/ Multiplexed bus	Separate bus/ Multiplexed bus	Separate bus/ Multiplexed bus
DMAC	MDMAC (ch)	30	30	30	30
	HDMAC (ch)	13	13	13	13
Timer function	T32A (ch)	16	16	16	16
	LTTMR (ch)	1	1	1	1
	RTC (ch)	1	1	1	1
Serial communication function	UART (ch)	3	3	3	3
	FUART (ch)	1	1	1	1
	I2C/EI2C (ch)	3/3	3/3	3/3	3/3
	TSPI (ch)	5	5	5	5
	TSSI (ch)	1	1	1	1
	SMIF (ch)	1	1	1	1
	CEC (ch)	1	1	1	1
CAN controller	CAN (Unit)	2	2	2	2
Universal Serial Bus	USB (Unit)	1	1	1	1
Ethernet MAC	ETHM (Unit)	1	1	1	1
Analog function	12-bit ADC (ch)	16	16	16	16
	8-bit DAC (ch)	2	2	2	2
Motor control function	A-PMD (ch)	1	1	1	1
Remote Control preprocessor	RMC (ch)	1	1	1	1
Interval Sensor Detection	ISD (Unit)	1	1	1	1
Inter-IC Sound	I2S (ch)	2	2	2	2
Finite Impulse Response	FIR (ch)	1	1	1	1
System function	LVD (ch)	1	1	1	1
	SIWDT (ch)	1	1	1	1
	OFD (ch)	1	1	1	1
	POR	1	1	1	1
Debug interface	Debug	On-chip debug (JTAG/SW), TRACE (4 bits), NBDIF			
Package	Package type	LQFP100 (14 mm x 14 mm, 0.5 mm pitch)			

## Contents

General Description.....	1
Applications .....	1
Features .....	1
Products Lists Categorized by Functions.....	3
Contents .....	8
List of Figures.....	12
List of Tables .....	13
Preface .....	15
Conventions.....	15
Terms and Abbreviations.....	17
1. Block Diagram.....	18
2. Pin Assignment .....	19
2.1. LQFP176 .....	19
2.2. LQFP144 .....	20
2.3. LQFP100 .....	21
2.4. VFBGA177.....	22
2.5. VFBGA145.....	23
3. Memory Map .....	24
3.1. List of Memory Sizes .....	25
4. Pin Description .....	26
4.1. Functional Pin Name and Function .....	26
4.1.1. Peripheral Function Pins .....	26
4.1.2. Debug Pins .....	31
4.1.3. Control Pins .....	32
4.1.4. Power Supply Pins .....	33
4.2. Functional Pin and Port Assignment (Pin Number) .....	34
4.3. Ports .....	56
4.3.1. Port Specifications Table.....	57
5. Functional Description and Operation Description .....	62
5.1. Reference Manuals .....	62
5.2. Processor Core.....	63
5.2.1. Core Information.....	63
5.2.2. Configurable Options.....	63
5.3. Clock Control and Operation Mode (CG).....	64
5.4. Flash Memory (Code FLASH, Data FLASH) .....	64
5.5. Oscillation Circuit.....	65
5.6. Trimming Circuit (TRM) .....	65
5.7. Oscillation Frequency Detector (OFD).....	65



---

5.8. Voltage Detection Circuit (LVD) .....	66
5.9. Digital Noise Filter Circuit (DNF) .....	66
5.10. Debug Interface (DEBUG).....	67
5.11. Non-break Debug Interface (NBDIF).....	67
5.12. Interval Sensor Detection Circuit (ISD) .....	68
5.13. I <sup>2</sup> S Interface (I2S) .....	68
5.14. FIR Calculation Circuit (FIR) .....	68
5.15. DMA Controller .....	69
5.15.1. Multi-Function DMA Controller (MDMAC).....	69
5.15.2. High Speed DMA Controller (HDMAC).....	69
5.16. External Bus Interface (EBIF).....	69
5.17. Serial Memory Interface (SMIF) .....	70
5.18. Asynchronous Serial Communication Circuit.....	70
5.18.1. Asynchronous Serial Communication Circuit (UART).....	70
5.18.2. Full Universal Asynchronous Receiver Transmitter Circuit (FUART).....	71
5.19. Serial Peripheral Interface (TSPI) .....	71
5.20. Synchronous Serial Interface (TSSI).....	72
5.21. I <sup>2</sup> C Interface.....	72
5.21.1. I <sup>2</sup> C Interface (I2C).....	72
5.21.2. I <sup>2</sup> C Interface Version A (EI2C).....	72
5.22. CAN Controller (CAN) .....	73
5.23. Universal Serial Bus (USB) .....	73
5.24. Ethernet MAC (ETHM) .....	73
5.25. Consumer Electronics Control Circuit (CEC) .....	74
5.26. 8-bit Digital to Analog Converter (DAC) .....	74
5.27. 12-bit Analog to Digital Converter (ADC) .....	74
5.28. Advanced Programmable Motor Control Circuit (A-PMD) .....	75
5.29. 32-bit Timer Event Counter (T32A) .....	75
5.30. Long Term Timer (LTTMR) .....	76
5.31. Real Time Clock (RTC) .....	76
5.32. Clock Selective Watchdog Timer (SIWDT) .....	76
5.33. Remote Control Signal Preprocessor (RMC).....	77
5.34. Boundary Scan (BSC) .....	77
6. Equivalent Circuit.....	78
6.1. Port .....	78
6.2. USB Pin .....	83
6.3. Analog Power Pin .....	84
6.4. Control Pin .....	84
6.5. Clock Control .....	85
7. Electrical Characteristics.....	86
7.1. Absolute Maximum Ratings.....	86

---

---

7.2. DC Electrical Characteristics (1/2) .....	87
7.3. DC Electrical Characteristics (2/2) (Current Consumption) .....	91
7.4. 12-bit AD Converter Characteristics.....	93
7.5. 8-bit DA Converter Characteristics.....	93
7.6. Characteristics of Internal Processing at RESET .....	94
7.7. Characteristics of Power on Reset.....	94
7.8. Characteristics of PORF.....	94
7.9. Characteristics of Voltage Detection Circuit.....	95
7.10. AC Electrical Characteristics .....	96
7.10.1. Serial Peripheral Interface (TSPI).....	96
7.10.2. I <sup>2</sup> C Interface (I2C).....	101
7.10.3. I <sup>2</sup> C Interface Version A (EI2C-A) .....	103
7.10.4. 32-bit Timer Event Counter (T32A).....	105
7.10.5. External Bus Interface (EBIF) .....	107
7.10.6. Serial Memory Interface (SMIF).....	121
7.10.7. I <sup>2</sup> S Interface (I2S) .....	123
7.10.8. Synchronous Serial Interface (TSSI) .....	125
7.10.9. Universal Serial Bus (USB).....	127
7.10.10. Ethernet MAC (ETHM) .....	128
7.10.11. External Interrupt .....	130
7.10.12. Trigger Input (TRGINx).....	131
7.10.13. Debug Communication .....	132
7.10.14. External Clock Input .....	136
7.11. Flash Memory Characteristics.....	137
7.11.1. Code Flash .....	137
7.11.2. Data Flash .....	137
7.11.3. Chip Erase.....	138
7.12. Regulator .....	138
7.13. Oscillation Circuit.....	139
7.13.1. Internal Oscillator.....	139
7.13.2. External Oscillator .....	139
7.13.3. Ceramic Resonator.....	140
7.13.4. Crystal Unit.....	140
7.13.5. Precautions for Designing Printed Circuit Board.....	140
8. Package Dimensions .....	141
8.1. P-LQFP176-2020-0.40-002.....	141
8.2. P-LQFP144-2020-0.50-002.....	142
8.3. P-LQFP100-1414-0.50-002.....	143
8.4. P-VFBGA177-1313-0.80-001 .....	144
8.5. P-VFBGA145-1212-0.80-001 .....	145
9. Precautions .....	146
10. Revision History .....	147
Appendix.....	148

---

---

List of All pins.....	148
Part Naming Conventions.....	151
RESTRICTIONS ON PRODUCT USE.....	152

## List of Figures

Figure 1.1	Block Diagram of TPM4N Group (1)	18
Figure 3.1	Example of Memory Map of TPM4NRF20	24
Figure 7.1	1st Clock Edge Sampling (Master)	99
Figure 7.2	2nd Clock Edge Sampling (Master)	99
Figure 7.3	1st Clock Edge Sampling (Slave)	100
Figure 7.4	2nd Clock Edge Sampling (Slave)	100
Figure 7.5	AC Timing of I <sup>2</sup> C Interface	102
Figure 7.6	AC Timing of I <sup>2</sup> C Interface Version A	104
Figure 7.7	Count Pulse Input	106
Figure 7.8	Read Cycle Timing (Minimum Bus Cycle)	109
Figure 7.9	Read Cycle Timing (6 Clocks per 1 Bus Cycle)	109
Figure 7.10	Read Cycle Timing (External Wait)	110
Figure 7.11	Write Cycle Timing (Minimum Cycle)	110
Figure 7.12	Write Cycle Timing (6 Clocks per 1 Bus Cycle)	111
Figure 7.13	Write Cycle Timing (External Wait)	111
Figure 7.14	Read Cycle Timing (Minimum Cycle)	113
Figure 7.15	Read Cycle Timing (8 Clocks per 1 Bus Cycle)	114
Figure 7.16	Read Cycle Timing (10 Clocks per 1 Bus Cycle)	115
Figure 7.17	Read Cycle Timing (External Wait)	116
Figure 7.18	Write Cycle Timing (Minimum Bus Cycle)	117
Figure 7.19	Write Cycle Timing (8 Clocks per 1 Bus Cycle)	118
Figure 7.20	Write Cycle Timing (External Wait)	119
Figure 7.21	EEXBCLK Synchronous Separate Bus Mode/Multiplex Bus Mode Timing	120
Figure 7.22	SMIF Input Timing	121
Figure 7.23	SMIF Output Timing	122
Figure 7.24	I <sup>2</sup> S Interface Master Mode	123
Figure 7.25	I <sup>2</sup> S Interface Slave Mode	124
Figure 7.26	Master Operation	125
Figure 7.27	Slave Operation	126
Figure 7.28	USB_DP, USB_DM Timing	127
Figure 7.29	MII Interface Operation	128
Figure 7.30	RMI Interface Operation	129
Figure 7.31	JTAG/SWD Waveform	133
Figure 7.32	Trace Signal Waveform	134
Figure 7.33	NBDIF Waveform	135
Figure 7.34	External Clock Input Waveform	136
Figure 7.35	Oscillation Circuit Sample	139

## List of Tables

Table 1.1	TMPM4NR (1/2)	3
Table 1.2	TMPM4NR (2/2)	4
Table 1.3	TMPM4NQ (1/2)	5
Table 1.4	TMPM4NQ (2/2)	6
Table 1.5	TMPM4NN	7
Table 3.1	Memory Sizes and Addresses	25
Table 4.1	Pin Names and Functions of Peripherals (1/5)	26
Table 4.2	Pin Names and Functions of Peripherals (2/5)	27
Table 4.3	Pin Names and Functions of Peripherals (3/5)	28
Table 4.4	Pin Names and Functions of Peripherals (4/5)	29
Table 4.5	Pin Names and Functions of Peripherals (5/5)	30
Table 4.6	Debug Pin Names and Functions	31
Table 4.7	Control Pin Names and Functions	32
Table 4.8	Power Supply Pin Names and Functions	33
Table 4.9	List of Signal Connections: UART ch 0, 1	34
Table 4.10	List of Signal Connections: UART ch 2, 3, 4	35
Table 4.11	List of Signal Connections: UART ch 5/FUART ch 0, 1/I2C ch 0, 1, 2/EI2C ch 0, 1, 2	36
Table 4.12	List of Signal Connections: I2C ch 3, 4/EI2C ch 3, 4/ISD Unit A, B, C/I2S ch 0, 1	37
Table 4.13	List of Signal Connections: TSPI ch 0, 1, 2, 3	38
Table 4.14	List of Signal Connections: TSPI ch 4, 5, 6, 7, 8	39
Table 4.15	List of Signal Connections: TSSI ch 0, 1/SMIF ch 0/CAN Unit A, B	40
Table 4.16	List of Signal Connections: USB Unit A, B	41
Table 4.17	List of Signal Connections: ETHM Unit A	42
Table 4.18	List of Signal Connections: T32A ch 0, 1	43
Table 4.19	List of Signal Connections: T32A ch 2, 3	44
Table 4.20	List of Signal Connections: T32A ch 4, 5	45
Table 4.21	List of Signal Connections: T32A ch 6, 7	46
Table 4.22	List of Signal Connections: T32A ch 8, 9	47
Table 4.23	List of Signal Connections: T32A ch 10, 11	48
Table 4.24	List of Signal Connections: T32A ch 12, 13	49
Table 4.25	List of Signal Connections: EBIF (1)	50
Table 4.26	List of Signal Connections: EBIF (2)/NBDIF	51
Table 4.27	List of Signal Connections: ADC Unit A/DAC ch 0, 1/TRGSEL	52
Table 4.28	List of Signal Connections: A-PMD ch 0/CEC ch 0/RTC/RMC ch 0, 1/ HDMAC Unit A, B/JTAG/SW/TRACE	53
Table 4.29	List of Signal Connections: INT	54
Table 4.30	List of Signal Connections: Control/Power	55
Table 4.31	Port Names and Specifications of Port A, B, C, D	57
Table 4.32	Port Names and Specifications of Port E, F, G, H	58
Table 4.33	Port names, and specifications of Port J, K, L, M	59
Table 4.34	Port names, and specifications of Port N, P, R, T	60
Table 4.35	Port names, and specifications of Port U, V, W, Y	61
Table 5.1	Reference Manuals for TPM4N Group (1)	62
Table 5.2	Core Revision	63
Table 5.3	Configurable Options and Their Implementations	63
Table 5.4	Built-in Oscillator	65
Table 5.5	Built-in TRM	65
Table 5.6	Built-in OFD	65
Table 5.7	Built-in LVD	66
Table 5.8	Number of External Interrupt Pins (Built-in DNF)	66
Table 5.9	Built-in Debug Interface	67
Table 5.10	Built-in NBDIF	67
Table 5.11	Built-in ISD	68
Table 5.12	Built-in I2S	68
Table 5.13	Built-in FIR	68
Table 5.14	Built-in MDMAC	69

---

Table 5.15	Built-in HDMAC .....	69
Table 5.16	Built-in EBIF .....	69
Table 5.17	Built-in SMIF .....	70
Table 5.18	Built-in UART .....	70
Table 5.19	Built-in FUART .....	71
Table 5.20	Built-in TSPI .....	71
Table 5.21	Built-in TSSI .....	72
Table 5.22	Built-in I2C /EI2C .....	72
Table 5.23	Built-in CAN .....	73
Table 5.24	Built-in USB .....	73
Table 5.25	Built-in ETHM .....	73
Table 5.26	Built-in CEC .....	74
Table 5.27	Built-in DAC .....	74
Table 5.28	Built-in ADC .....	74
Table 5.29	Number of Analog Inputs for ADC .....	74
Table 5.30	Built-in A-PMD .....	75
Table 5.31	Built-in T32A .....	75
Table 5.32	Built-in LTTMR .....	76
Table 5.33	Built-in RTC .....	76
Table 5.34	Built-in SIWDT .....	76
Table 5.35	Built-in RMC .....	77
Table 5.36	Built-in BSC .....	77
Table 7.1	Absolute Maximum Ratings .....	86
Table 7.2	IDD Measurement Condition (Pin Setting, Oscillation Circuit) .....	91
Table 7.3	IDD Measurement Condition (CPU, Peripherals) .....	92
Table 10.1	Revision History .....	147

## Preface

### Conventions

- Numeric formats follow the rules as shown below:  
 Hexadecimal: 0xABC  
 Decimal: 123 or 0d123 – Only when it needs to be explicitly shown that they are decimal numbers.  
 Binary: 0b111 – It is possible to omit the "0b" when the number of bits can be distinctly understood from a sentence.
- "\_N" is added to the end of signal names to indicate low active signals.
- It is called "assert" that a signal moves to its active level, "deassert" to its inactive level.
- When two or more signal names are referred, they are described like as [m: n].  
 Example: S[3: 0] shows four signal names S3, S2, S1 and S0 together.
- The characters surrounded by [ ] defines the register.  
 Example: [ABCD]
- "n" substitutes suffix number of two or more same kind of registers, fields, and bit names.  
 Example: [XYZ1], [XYZ2], [XYZ3] → [XYZn]
- "x" substitutes suffix number or character of Units and channels in the Register List  
 In case of Unit, "x" means A, B, and C . . .  
 Example: [ADACR0], [ADBCR0], [ADCCR0] → [ADxCR0]  
 In case of channel, "x" means 0, 1, and 2 . . .  
 Example: [T32A0RUNA], [T32A1RUNA], [T32A2RUNA] → [T32AxRUNA]
- The bit range of a register is written like as [m: n].  
 Example: Bit[3: 0] expresses the range of bit 3 to 0.
- The configuration value of a register is expressed by either the hexadecimal number or the binary number.  
 Example: [ABCD]<EFG> = 0x01 (hexadecimal), [XYZn]<VW> = 1 (binary)
- Word and Byte represent the following bit length.  
 Byte: 8 bits  
 Half word: 16 bits  
 Word: 32 bits  
 Double word: 64 bits
- Properties of each bit in a register are expressed as follows:  
 R: Read only  
 W: Write only  
 R/W: Read and Write are possible
- Unless otherwise specified, register access supports only word access.
- The register defined as reserved must not be rewritten. Moreover, do not use the read value.
- The value read from the bit having default value of "-" is unknown.
- When a register containing both of writable bits and read-only bits is written, read-only bits should be written with their default value.  
 In the cases that default is "-", follow the definition of each register.
- Reserved bits of the Write-only register should be written with their default value. In the cases that default is "-", follow the definition of each register.
- Do not use read-modified-write processing to the register of a definition which is different by writing and read out.

\*\*\*\*\*  
Arm, Cortex and Thumb are registered trademarks of Arm Limited (or its subsidiaries) in the US  
and/or elsewhere. All rights reserved.  
\*\*\*\*\*



All other company names, product names, and service names mentioned herein may be trademarks of their respective companies.



**Terms and Abbreviations**

The following words are terms or abbreviations mainly used in this datasheet.

ADC	Analog to Digital Converter
A-PMD	Advanced Programmable Motor Control Circuit
BSC	Boundary Scan
CAN	Controller Area Network
CEC	Consumer Electronics Control
DAC	Digital to Analog Converter
DNF	Digital Noise Filter
EBIF	External Bus Interface
EHOSC	External High-speed Oscillator
ETHM	Ethernet MAC
EI2C	I <sup>2</sup> C Interface version A
ELOSC	External Low-speed Oscillator
FIR	Finite Impulse Response
FUART	Full Universal Asynchronous Receiver Transmitter
HDMAC	High-speed DMAC
IHOSC	Internal High-speed Oscillator
INT	Interrupt
I2C	Inter-Integrated Circuit
I2S	Inter-IC Sound
ISD	Interval Sensor Detection Circuit
LTTMR	Long Term Timer
LVD	Voltage Detection Circuit
MDMAC	Multi-Function DMA Controller
NBDIF	Non-break Debug Interface
NMI	Non-Maskable Interrupt
OFD	Oscillation Frequency Detector
POR	Power-on Reset Circuit
RMC	Remote Control Signal Preprocessor
RTC	Real Time Clock
SMIF	Serial Memory Interface
SIWDT	Clock Selective Watchdog Timer
TRGSEL	Trigger Selection circuit
TRM	Trimming Circuit
TSPI	Serial Peripheral Interface
TSSI	Synchronized Serial Interface
T32A	32-bit Timer Event Counter
UART	Universal Asynchronous Receiver Transmitter
USB	Universal Serial Bus

## 1. Block Diagram




Figure 1.1 Block Diagram of TPM4N Group (1)

# 2. Pin Assignment

## 2.1. LQFP176

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44
45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88
89	90	91	92	93	94	95	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	128	129	130	131	132
133	134	135	136	137	138	139	140	141	142	143	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175	176

TMPM4NRF20FG  
TMPM4NRF15FG  
TMPM4NRF10FG  
TMPM4NRDFG

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44
45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88
89	90	91	92	93	94	95	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	128	129	130	131	132
133	134	135	136	137	138	139	140	141	142	143	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175	176



## 2.3. LQFP100

75	P63/UT2RTS_N/TRINO/UT2RTS_N/EI20SCL/1202SCL/EMWCLK	76	A1NA00/PN0	50	PH5/TCK/SWCLK/UT0TXDA/UT0RXD
74	P62/UT2RTS_N/VALARM_N/UT2CTS_N/EI20OSM/1202OSM/EMWCS	77	A1NA01/PN1	49	PH6/TDO/SW/UT0RTS_N/UT0CTS_N
73	PG1/INT0RM/EMIT1_N/UT2XDA/UT2RXD/EMWXR	78	A1NA02/PN2	48	PH7/TRST_N/UT0CTS_N/UT0RTS_N
72	P60/INT0RM/EAL/UT2RXD/UT2TXDA/EMWROV/EMA_R_URSV	79	A1NA03/PN3	47	DVSSD
71	PK0/INT10M/1S0A0UT/132A01NMO/132A01NCO/SM10CS1_N/EMWKEV/EMA_R_TKEN	80	A1NA04/PN4	46	DVD03D
70	PK1/INT11M/1S0B0UT/132A01NBO/132A01NCO/132A01NCO/132A01NCO/HMWKEV/EMA_R_TKEN	81	A1NA05/PN5	45	REG00T1
69	PK2/EGSO_N/SM1000/EMWBC	82	A1NA06/PN6	44	PE7/ED15/EAD15/132A071NB1/132A070UB/EA16/132A071NA1/12S1LRCK/1SDA1N3/EA08
68	PK3/EGS1_N/SM1001/EMWBD0	83	A1NA07/PN7	43	PE6/ED14/EAD14/132A070UB/EA17/132A070UB/12S1LRCK/1SDA1N2/EA09
67	PK4/TSF11CS1/TSF11TD/SM1002/EMWTKLK	84	T32A041NB1/T32A041NCO/T32A041NAO/A1NA08/PP0	42	PE5/ED13/EAD13/132A071NB0/EA18/132A071NCO/12S1LRCK/1SDA1N1/EA10
66	PK5/TSF11CS2/TSF11TD/SM1003/EMWTKCK	85	T32A041NA1/T32A041NCO/T32A041NBO/A1NA09/PP1	41	PE4/ED12/EAD12/132A071NA0/EA19/132A071NCO/12S1LRCK/1SDA1N0/EA11
65	PK6/TSF11CS3/132A01NMO/132A01NCO/TSF11CS3/SM1004/EMWTKDZ	86	T32A051NB1/T32A051NCO/132A051NAO/A1NA10/PP2	40	PE3/ED11/EAD11/132A061NB0/EA20/132A061NCO/EMAPPSOUT1/UT0TXDA/EA12
64	PK7/INT00M/132A01NBO/132A01NCO/TSF11CS3/SM1005/EMWTKDZ	87	T32A051NA1/T32A051NCO/132A051NBO/A1NA11/PP3	39	PE2/ED10/EAD10/132A061NB0/EA21/132A061NCO/EMAPPSOUT0/UT0RXD/EA13
63	PK8/INT00M/132A021NMO/132A021NCO/SM1004/TSF11CS1N/TSF11CS1N/EMWTKDZ	88	T32A061NB1/T32A061NCO/132A061NAO/A1NA12/PP4	38	PE1/ED09/EAD09/132A060UB/EA22/132A060UB/CANBRX/UT0CTS_N/EA14
62	PK9/INT00M/132A021NBO/132A021NCO/SM1004/TSF11CS1N/TSF11CS1N/EMWTKDZ	89	T32A061NB1/T32A061NCO/132A061NBO/A1NA13/PP5	37	PE0/ED08/EAD08/132A061NB1/132A060UB/EA23/132A061NA1/CANBTX/UT0RTS_N/EA15
61	PL1/SM1005/TSF11CSX/EMWTKCK/EMA_R_REFCLK	90	T32A071NB1/T32A071NCO/132A071NAO/INT10b/A1NA14/PP6	36	PD7/ED07/EAD07/132A051NA1/132A051NBO/132A051NCO/12S00D/0VDD/TS110RCK
60	PL2/SM1005/TSF11R00/EMWROD/EMA_R_R000	91	T32A071NA1/T32A071NCO/132A071NBO/INT11b/A1NA15/PP7	35	PD6/ED06/EAD06/132A051NB1/132A051NBO/132A051NCO/12S00D/EMW0/TS110RFS
59	PL3/132A021NBO/132A021NCO/SM1007/TSF11CS1/TSF11TD/EMWROD/EMA_R_R00T	92	AVDD3	34	PD5/ED05/EAD05/132A050UB/12S00BCK/200/TS110RCK
58	PG4/132A020UB/FU01R0U/FU01TD/EI222S0A/1222S0A/EMWROZ	93	AVSS	33	PD4/ED04/EAD04/132A050UB/132A050UB/12S00BCK/200/TS110RCK
57	PG5/132A020UB/132A020UB/FU01R0U/FU01TD/EI222S0A/1222S0A/EMWROZ	94	DAC0/PT0	32	PD3/ED03/EAD03/132A040UB/TSF14TXD/Y00/TS110TFS
56	PG6/TRACEDATA/NOBDATA/FU01RTS_N/12S1LRCK	95	DAC1/PT1	31	PD2/ED02/EAD02/132A040UB/TSF14RXD/132A040UB/V00/TS110TCK
55	PG7/TRACEDATA/NOBDATA/FU01CTS_N/EMWBC	96	ERD_N/INT04b/PP0	30	PD1/ED01/EAD01/132A041NA1/132A041NBO/TSF14SCK/132A041NCO/X00
54	PH1/TRACEDATA/UT1TRD/NOBDATA/UT1TRD	97	EMR_N/PP1	29	PD0/ED00/EAD00/132A041NB1/132A041NAO/TSF14CS0/132A041NCO/TSF14CS1N/U00
53	PH2/TRACEDATA/UT1TRD/NOBDATA/UT1TRD	98	12C1SDA/EI2C1SDA/PP2	28	MODE
52	PH3/TDO/UT1CTS_N/NOBSYNC/UT1TRSE_N	99	12C1SCL/EI2C1SCL/PP3	27	PY1/X2
51	PH4/TMS/SW10/UT0RXD/UT0TXDA	100	EGS2_N/PP4	26	PY0/X1/EHCLKIN

**TMPM4NNF20FG**  
**TMPM4NNF15FG**  
**TMPM4NNF10FG**  
**TMPM4NNFDFG**

## 2.4. VFBGA177

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
<b>A</b>	DVDD3A	PF4	PF3	PF1	PT1	PT0	AVDD3	PR4	PR3	PP7	PP3	PN7	PN5	PN3	PN1	DVSSF
<b>B</b>	PF7	PF6	PF5	PF2	PJ0	PJ1	AVSS	PR5	PR2	PP6	PP2	PN6	PN4	PN2	PN0	PG3
<b>C</b>	PC4	PC5	—	—	—	—	—	—	—	—	—	—	—	—	PG2	PG1
<b>D</b>	PB0	PB1	—	PC7	PF0	PJ2	PJ3	PR7	PR1	PP5	PP1	PP0	DVSSE	—	PG0	PL4
<b>E</b>	PA6	PA7	—	PB3	PC6	PT2	PL6	PL7	PR6	PR0	PP4	DVSSD	PM3	—	PL5	PM0
<b>F</b>	USBA_VBUS	PT3	—	PA5	PB2	DVSSG	—	—	—	—	—	PV0	PT4	—	PM1	PM2
<b>G</b>	USBA_DM	DVSSH	—	PA3	PA4	—	—	—	—	—	—	PV2	PV1	—	PW4	PW5
<b>H</b>	USBA_DP	DVSSJ	—	PA1	PA2	—	—	—	—	—	—	PK0	PV3	—	PW6	PW7
<b>J</b>	USBB_DM	DVSSK	—	PY4	PA0	—	—	—	—	—	—	PK1	PK2	—	PK4	PK6
<b>K</b>	USBB_DP	DVDD3J	—	PU3	PU2	—	—	—	—	—	—	PK7	PK3	—	PK5	PL1
<b>L</b>	USBB_VBUS	PU0	—	PU5	PU4	—	—	—	—	—	—	PG4	PL0	—	PL2	PL3
<b>M</b>	DVSSA	PU7	—	PU6	DVDD3G	PD1	PD3	PD5	PD7	PW2	PW0	DVDD3D	PG5	—	PG7	PG6
<b>N</b>	PY3/XT2	DVSSB	—	DVDD3H	PD0	PD2	PD4	PD6	PJ7	PW3	PW1	PM4	DVDD3E	—	PH1	PH0
<b>P</b>	PY2/XT1	DVSSC	—	—	—	—	—	—	—	—	—	—	—	—	PH3	PH2
<b>R</b>	RESET_N	DVDD3B	DVDD3C	PE0	PE1	PE4	PE5	PJ6	PJ5	PT5	PV7	PV4	PM6	PH7	PH6	PH4
<b>T</b>	MODE	PY0/X1	PY1/X2	DVDD3F	PE2	PE3	PE6	PE7	PJ4	REGOUT1	PV6	PV5	PM7	PM5	PH5	BSC

**TMPM4NRF20XBG/TMPM4NRF15XBG/TMPM4NRF10XBG/TMPM4NRFDXBG**

## 2.5. VFBGA145

### TMPM4NQF20XBG/TMPM4NQF15XBG/TMPM4NQF10XBG/TMPM4NQFDXBG

	1	2	3	4	5	6	7	8	9	10	11	12	13	14
<b>A</b>	DVDD3A	PF5	PF4	PT1	PT0	AVDD3	PR3	PP7	PP3	PN7	PN5	PN3	PN1	DVSSF
<b>B</b>	PB3	PF7	PF6	PF3	PF2	PT2	PR2	PP6	PP2	PN6	PN4	PN2	PN0	PG3
<b>C</b>	PB0	PB1	—	—	—	—	—	—	—	—	—	—	PG2	PG1
<b>D</b>	USBA_VBUS	PT3	—	PB2	PF1	PR7	PR4	PR0	PP4	PP1	PP0	—	PG0	PM0
<b>E</b>	USBA_DM	DVSSG	—	PA7	PF0	PR6	PR5	PR1	PP5	DVSSD	PT4	—	PM1	PM2
<b>F</b>	USBA_DP	DVSSJ	—	PA5	PA6	AVSS	—	—	—	PV0	PV1	—	PM3	PK2
<b>G</b>	USBB_DM	DVSSK	—	PA3	PA4	—	—	—	—	PV3	PV2	—	PK3	PK4
<b>H</b>	USBB_DP	DVDD3J	—	PA1	PA2	—	—	—	—	PK0	PK1	—	PK5	PK6
<b>J</b>	USBB_VBUS	PU0	—	PY4	PA0	—	—	—	—	PK7	PL0	—	PL2	PL1
<b>K</b>	DVSSA	PU3	—	PU2	DVDD3G	PD2	PD5	PD6	PT5	DVDD3D	PG5	—	PG4	PL3
<b>L</b>	PY3/XT2	DVSSB	—	PD0	PD1	PD3	PD4	PD7	PV7	PM4	PH0	—	PG7	PG6
<b>M</b>	PY2/XT1	DVSSC	—	—	—	—	—	—	—	—	—	—	PH1	PH2
<b>N</b>	RESET_N	DVDD3B	DVDD3C	PE0	PE1	PE3	PE6	PE7	PV6	PV4	PM6	PH7	PH3	PH4
<b>P</b>	MODE	PY0/X1	PY1/X2	DVDD3F	PE2	PE4	PE5	REGOUT1	PV5	PM7	PM5	PH6	PH5	BSC

### 3. Memory Map

0xFFFF_FFFF	Vender Specific	System level	0xFFFF_FFFF	Vender Specific
0xE010_0000	CPU Register Region		0xE010_0000	CPU Register Region
0xE000_0000	Fault	Peripheral	0xE000_0000	Fault
0xA800_0000	Serial Memory Interface		0xA800_0000	Serial Memory Interface
0xA000_0000	Fault		0xA000_0000	Fault
0x8000_0000	External Bus Interface		0x8000_0000	External Bus Interface
0x6000_0000	Fault		0x6000_0000	Fault
0x5E20_0000	Code Flash (Mirror, 2048KB)		0x5E20_0000	Code Flash (Mirror, 2048KB)
0x5E00_0000	SFR (Flash)		0x5E00_0000	SFR (Flash)
0x5DFF_0000	Fault		0x5DFF_0000	Fault
0x4400_0000	Bit Band Alias (SFR)		0x4400_0000	Bit Band Alias (SFR)
0x4200_0000	Fault		0x4200_0000	Fault
0x4018_0000	SFR		0x4018_0000	SFR
0x4000_0000	Fault		0x4000_0000	Fault
0x3F80_0000	Fault		0x3F80_0000	Fault
0x3F7F_8000	Boot ROM (Mirror, 32KB)		0x3F7F_8000	Boot ROM (Mirror, 32KB)
0x3000_8000	Fault		0x3000_8000	Fault
0x3000_0000	Data Flash (32KB)		0x3000_0000	Data Flash (32KB)
0x221C_0000	Fault	0x221C_0000	Fault	
0x2200_0000	Bit Band Alias (RAM/Backup RAM)	SRAM	0x2200_0000	Bit Band Alias (RAM/Backup RAM)
0x2004_0800	Fault		0x2004_0800	Fault
0x2004_0000	Backup RAM (2KB)		0x2004_0000	Backup RAM (2KB)
	RAM5 (32KB)			RAM5 (32KB)
0x2003_0000	RAM4 (32KB)		0x2003_0000	RAM4 (32KB)
	RAM3 (32KB)			RAM3 (32KB)
0x2002_0000	RAM2 (32KB)		0x2002_0000	RAM2 (32KB)
	RAM1 (64KB)			RAM1 (64KB)
0x2001_0000	RAM0 (64KB)		0x2001_0000	RAM0 (64KB)
0x2000_0000	Fault		0x2000_0000	Fault
	Code Flash (2048KB)	Code	0x0000_8000	Fault
0x0000_0000			0x0000_0000	Boot ROM (32KB)

Single chip mode

Single Boot mode

**Figure 3.1 Example of Memory Map of TMPM4NRF20**

Note1: Fault and Reserved areas should not be accessed.

Note2: For details of Single Chip Mode and Single Boot Mode, refer to the Reference Manual "Flash Memory".



## 3.1. List of Memory Sizes

Table 3.1 Memory Sizes and Addresses

Products			TMPM4NRF20FG	TMPM4NRF15FG	TMPM4NRF10FG	TMPM4NRFDFG	
			TMPM4NRF20XBG	TMPM4NRF15XBG	TMPM4NRF10XBG	TMPM4NRFDXBG	
			TMPM4NQF20FG	TMPM4NQF15FG	TMPM4NQF10FG	TMPM4NQDFG	
			TMPM4NQF20XBG	TMPM4NQF15XBG	TMPM4NQF10XBG	TMPM4NQFDXBG	
			TMPM4NNF20FG	TMPM4NNF15FG	TMPM4NNF10FG	TMPM4NNDFG	
Peripheral region	Code Flash (Mirror)	START	0x5E000000	0x5E000000	0x5E000000	0x5E000000	
		END	0x5E1FFFFFFF	0x5E17FFFFFFF	0x5E0FFFFFFF	0x5E07FFFFFFF	
SRAM region	Data Flash	Size	32 KB				
		START	0x30000000				
		END	0x30007FFF				
	Backup RAM	Size	2 KB				
		START	0x20040000				
		END	0x200407FF				
	RAM	Size	256 KB				192 KB
			START (0)	0x20000000			
		END (0)	0x2000FFFF				
		START (1)	0x20010000				
		END (1)	0x2001FFFF				
		START (2)	0x20020000			-	
		END (2)	0x20027FFF			-	
		START (3)	0x20028000			-	
		END (3)	0x2002FFFF			-	
		START (4)	0x20030000				
		END (4)	0x20037FFF				
		START (5)	0x20038000				
		END (5)	0x2003FFFF				
		Code region	Code Flash	Size	2048 KB	1536KB	1024 KB
START	0x00000000			0x00000000	0x00000000	0x00000000	
END	0x001FFFFFFF			0x0017FFFFFFF	0x000FFFFFFF	0x0007FFFFFFF	

## 4. Pin Description

### 4.1. Functional Pin Name and Function

#### 4.1.1. Peripheral Function Pins

Table 4.1 Pin Names and Functions of Peripherals (1/5)

Peripheral function	Pin name	Input or Output	Function
Interrupt control	INTx	Input	External interrupt input pin External input pin provides the noise filter (filter width: Typ. 30 ns).
32-bit timer event counter (T32A)	T32AxINA0	Input	16-bit timer-A input capture input pin 0
	T32AxINA1	Input	16-bit timer-A input capture input pin 1
	T32AxOUTA	Output	16-bit timer A output pin
	T32AxINB0	Input	16-bit timer B input capture input pin 0
	T32AxINB1	Input	16-bit timer B input capture input pin 1
	T32AxOUTB	Output	16-bit timer B output pin
	T32AxINC0	Input	32-bit timer C input capture input pin 0
	T32AxINC1	Input	32-bit timer C input capture input pin 1
Serial peripheral interface (TSPI)	TSPiXRxD	Input	Data input pin
	TSPiXTxD	Output	Data output pin
	TSPiXSCK	I/O	Clock input/output pin
	TSPiXCS0	Output	Chip select output pin 0
	TSPiXCS1	Output	Chip select output pin 1
	TSPiXCS2	Output	Chip select output pin 2
	TSPiXCS3	Output	Chip select output pin 3
	TSPiXCSIN	Input	Chip select input pin
Synchronous serial interface (TSSI)	TSSiXTCK	I/O	Transmit clock input/output pin
	TSSiXTFS	I/O	Transmit frame synchronization signal input/output pin
	TSSiXTxD	Output	Transmit data output pin
	TSSiXRCK	I/O	Receive clock input/output pin
	TSSiXRFS	I/O	Receive frame synchronization signal input/output pin
	TSSiXRxD	Input	Receive data input pin

Note: "x" means channel number, unit number, or interrupt number.

**Table 4.2 Pin Names and Functions of Peripherals (2/5)**

Peripheral function	Pin name	Input or Output	Function
Serial memory interface (SMIF)	SMIxCLK	Output	Access clock output pin
	SMIxD0	I/O	Data input/output pin 0
	SMIxD1	I/O	Data input/output pin 1
	SMIxD2	I/O	Data input/output pin 2
	SMIxD3	I/O	Data input/output pin 3
	SMIxD4	I/O	Data input/output pin 4
	SMIxD5	I/O	Data input/output pin 5
	SMIxD6	I/O	Data input/output pin 6
	SMIxD7	I/O	Data input/output pin 7
	SMIxCSx_N	Output	Chip select output pin
Asynchronous serial communication circuit (UART)	UTxTXDA	Output	Data output pin A
	UTxRXD	Input	Data input pin
	UTxCTS_N	Input	Clear to send signal pin
	UTxRTS_N	Output	Request to send signal pin
Full universal asynchronous receiver transmitter circuit (FUART)	FUTxTXD	Output	Data output pin
	FUTxRXD	Input	Data input pin
	FUTxCTS_N	Input	Transmission control input pin
	FUTxRTS_N	Output	Transmission request output pin
	FUTxIROUT	Output	IrDA 1.0 Data output pin
	FUTxIRIN	Input	IrDA 1.0 Data input pin
I <sup>2</sup> C Interface (I2C/EI2C)	I2CxSDA/ EI2CxSDA	I/O	Data input/output pin
	I2CxSCL/ EI2CxSCL	I/O	Clock input/output pin
CAN controller (CAN)	CANxTX	Output	Data output pin
	CANxRX	Input	Data input pin

Note: "x" means channel number, unit number, or interrupt number.

**Table 4.3 Pin Names and Functions of Peripherals (3/5)**

Peripheral function	Pin name	Input or Output	Function
Universal serial bus (USB)	USB_ECLK	Input	Control clock input pin
	USBx_SOF_TGL	Output	SOF output pin
	USBx_DP	I/O	D+ input/output pin
	USBx_DM	I/O	D- input/output pin
	UBSx_VBUS	Input	VBUS detection input pin
	USBx_VBUSEN	Output	VBUS control output pin
	USBx_ID	Input	ID detection input pin
Ethernet MAC (ETHM)	EMxTXCLK	Input	Transmit clock input pin
	EMxTXD3	Output	Transmit data 3 output pin
	EMxTXD2	Output	Transmit data 2 output pin
	EMxTXD1 / EMx_R_TXD1	Output	Transmit data 1 output pin
	EMxTXD0 / EMx_R_TXD0	Output	Transmit data 0 output pin
	EMxTXEN / EMx_R_TXEN	Output	Transmit enable output pin
	EMxRXCLK / EMx_R_REFCLK	Input	Receive clock input pin
	EMxRXD3	Input	Receive data 3 input pin
	EMxRXD2	Input	Receive data 2 input pin
	EMxRXD1 / EMx_R_RXD1	Input	Receive data 1 input pin
	EMxRXD0 / EMx_R_RXD0	Input	Receive data 0 input pin
	EMxRXDV / EMx_R_CRSDV	Input	Receive data valid input signal pin
	EMxRXER	Input	Receive error signal input pin
	EMxCRS	Input	Carrier sense signal input pin
	EMxCOL	Input	Collision detection signal input pin
	EMxMDIO	I/O	Management data input/output pin
	EMxMDC	Output	Management data clock output pin
EMxPPSOUT1	Output	PPS1 output pin	
EMxPPSOUT0	Output	PPS0 output pin	

Note: "x" means channel number, unit number, or interrupt number.

**Table 4.4 Pin Names and Functions of Peripherals (4/5)**

Peripheral function	Pin name	Input or Output	Function
High-speed DMA controller (HDMAC)	HDMAREQx	Input	HDMA request input pin
Interval sensor detection circuit (ISD)	ISDxIN0	Input	Data input pin 0
	ISDxIN1	Input	Data input pin 1
	ISDxIN2	Input	Data input pin 2
	ISDxIN3	Input	Data input pin 3
	ISDxOUT	Output	Data output pin
I <sup>2</sup> S interface (I2S)	I2SxBCK	I/O	Bit clock input/output pin
	I2SxLRCK	I/O	LR clock input/output pin
	I2SxDI	Input	Audio input serial data pin
	I2SxDO	Output	Audio output serial data pin
	I2SxMCLK	I/O	External master clock input/output pin
Consumer electronics control circuit (CEC)	CECx	I/O	Data input/output pin
External bus interface (EBIF)	EAx	Output	Address bus output pin
	EDx	I/O	Data bus input/output pin
	EADx	I/O	Address/Data bus input/output pin
	ERD_N	Output	Read strobe output pin
	EWR_N	Output	Write strobe output pin
	ECSx_N	Output	Chip select output pin
	EBELL_N	Output	Byte enable output pin
	EBELH_N	Output	Byte enable output pin
	EALE	Output	Address latch enable output pin
	EWAIT_N	Input	Wait input pin
	EEXBCLK	Output	Clock output pin
Advanced programmable motor control circuit (A-PMD)	XOx	Output	X-phase output pin
	YOx	Output	Y-phase output pin
	ZOx	Output	Z-phase output pin
	UOx	Output	U-phase output pin
	VOx	Output	V-phase output pin
	WOx	Output	W-phase output pin
	EMGx	Input	Emergency state detection input pin
	OVVx	Input	Overvoltage detection input pin

Note: "x" means channel number, unit number, or interrupt number.

**Table 4.5 Pin Names and Functions of Peripherals (5/5)**

Peripheral function	Pin name	Input or Output	Function
Trigger input (TRGSEL)	TRGINx	Input	External trigger input pin (MDMAC/ADC)
Analog to digital converter (ADC)	AINAx	Input	Analog input pin
Digital to analog converter (DAC)	DACx	Output	DAC output pin
Remote control signal preprocessor (RMC)	RXINx	Input	Remote Signaling Data input pin
Real time clock (RTC)	ALARM_N	Output	Alarm output pin
	RTCOUT	Output	1Hz clock output pin

Note: "x" means channel number, unit number, or interrupt number.

## 4.1.2. Debug Pins

There are the special pins which output internal information using TRACE and NBDIF as well as basic debug pins of JTAG/SWD.

**Table 4.6 Debug Pin Names and Functions**

Debug function	Pin name	Input or Output	Function
JTAG	TMS	Input	JTAG test mode selection input pin
	TCK	Input	JTAG serial clock input pin
	TDO	Output	JTAG serial data output pin
	TDI	Input	JTAG serial data input pin
	TRST_N	Input	JTAG test reset input pin JTAG test reset input pin has noise filter (filter width: Typ.30ns)
SW	SWDIO	I/O	Serial wire data input/output pin
	SWCLK	Input	Serial wire clock input pin
	SWV	Output	Serial wire viewer output pin
TRACE	TRACECLK	Output	Trace clock output pin
	TRACEDATA0	Output	Trace data output pin 0
	TRACEDATA1	Output	Trace data output pin 1
	TRACEDATA2	Output	Trace data output pin 2
	TRACEDATA3	Output	Trace data output pin 3
NBDIF	NBDSYNC	Input	Non-break debug synchronous input pin
	NBDCLK	Input	Non-break debug clock input pin
	NBDDATA0	I/O	Non-break debug data input/output pin 0
	NBDDATA1	I/O	Non-break debug data input/output pin 1
	NBDDATA2	I/O	Non-break debug data input/output pin 2
	NBDDATA3	I/O	Non-break debug data input/output pin 3

## 4.1.3. Control Pins

Table 4.7 Control Pin Names and Functions

Pin function	Pin name	Input or Output	Function
Control pin	X1	Input	High speed oscillator connection pin, External clock input pin
	X2	Output	High speed oscillator connection pin
	XT1	Input	Low speed oscillator connection pin, Low clock input pin
	XT2	Output	Low speed oscillator connection pin
	MODE	Input	Mode pin This pin must be fixed to "Low" level.
	RESET_N	Input	Reset signal input pin Reset signal input pin has noise filter (filter width: Typ.30ns)
	BOOT_N	Input	BOOT mode control pin The BOOT mode control pin is sampled at the rising edge of the RESET_N pin input or the rising edge of POR, whichever is slower. It's not sampled by internal Reset factor. If the BOOT mode control pin is "Low" level, the MCU enters single boot mode. If it is "High", the MCU enters single chip mode. For details, refer to "Flash Memory" reference manual.
	BSC	Input	Boundary-scan mode control pin



## 4.1.4. Power Supply Pins

**Table 4.8 Power Supply Pin Names and Functions**

Power supply pin	Pin name	Function
Power	DVDD3A (Note1) DVDD3B (Note1) DVDD3C (Note1) DVDD3D (Note1) DVDD3E (Note1) DVDD3F (Note1) DVDD3G (Note1) DVDD3H (Note1) DVDD3J (Note1)	Power supply pin for digital DVDD3A/B/C/D/E/F/G/H pins supply the power to the following pins: PA to PH, PJ to PM, PT (PT2 to PT5), PU to PW, PY, X1, X2, XT1, XT2, MODE, RESET_N, BOOT_N, BSC
	DVSSA (Note2) DVSSB (Note2) DVSSC (Note2) DVSSD (Note2) DVSSE (Note2) DVSSF (Note2) DVSSG (Note2) DVSSH (Note2) DVSSJ (Note2) DVSSK (Note2)	GND pin for digital
	REGOUT1 (Note3)	Capacitor for a regulator connection pin (Note4)
	AVDD3	Power supply pin and Reference power pin (VREFH) for analog circuits. The AVDD3 supplies the power to the following pins: PN, PP, PR, PT (PT0, PT1)
	AVSS	GND pin and Reference GND (VREFL) pin for analog circuits

Note1: Apply the voltage to DVDD3A, DVDD3B, DVDD3C, DVDD3D, DVDD3E, DVDD3F, DVDD3G, DVDD3H, and DVDD3J at the same potential except the case that the pins are not provided.

Note2: Apply the external voltage to DVSSA, DVSSB, DVSSC, DVSSD, DVSSE, DVSSF, DVSSG, DVSS3H, DVSSJ, and DVSSK at the same potential except the case that the pins are not provided.

Note3: For REGOUT1, do not cause a short circuit with DVDD3A, DVDD3B, DVDD3C, DVDD3D, DVDD3E, DVDD3F, DVDD3G, DVDD3H, DVDD3J, DVSSA, DVSSB, DVSSC, DVSSD, DVSSE, DVSSF, DVSSG, DVSSH, DVSSJ or DVSSK

Note4: For the capacitor value, refer to the "Electrical Characteristics"

## 4.2. Functional Pin and Port Assignment (Pin Number)

Following table shows a pin number of the port assignment and each product which were seen from the functional pin.

"-" means that does not have a pin or there is no assignment of a function.

**Table 4.9 List of Signal Connections: UART ch 0, 1**

Function	Combination functional pin name	Port name	M4NR (LQFP176)	M4NQ (LQFP144)	M4NN (LQFP100)	M4NR (BGA177)	M4NQ (BGA145)
UART ch 0	UT0RXD	PE2	60	52	39	T5	P5
		PH4	89	73	51	R16	N14
		PH5	88	72	50	T15	P13
	UT0TXDA	PE3	61	53	40	T6	N6
		PH5	88	72	50	T15	P13
		PH4	89	73	51	R16	N14
	UT0CTS_N	PE1	59	51	38	R5	N5
		PH7	86	70	48	R14	N12
		PH6	87	71	49	R15	P12
	UT0RTS_N	PE0	58	50	37	R4	N4
		PH6	87	71	49	R15	P12
		PH7	86	70	48	R14	N12
UART ch 1	UT1RXD	PH0	93	77	55	N16	L11
		PH1	92	76	54	N15	M13
		PV4	81	65	-	R12	N10
	UT1TXDA	PH1	92	76	54	N15	M13
		PH0	93	77	55	N16	L11
		PV5	80	64	-	T12	P9
	UT1CTS_N	PH3	90	74	52	P15	N13
		PH2	91	75	53	P16	M14
		PV6	79	63	-	T11	N9
	UT1RTS_N	PH2	91	75	53	P16	M14
		PH3	90	74	52	P15	N13
		PV7	78	62	-	R11	L9

**Table 4.10 List of Signal Connections: UART ch 2, 3, 4**

Function	Combination functional pin name	Port name	M4NR (LQFP176)	M4NQ (LQFP144)	M4NN (LQFP100)	M4NR (BGA177)	M4NQ (BGA145)
UART ch 2	UT2RXD	PG0	129	105	72	D15	D13
		PG1	130	106	73	C16	C14
	UT2TXDA	PG1	130	106	73	C16	C14
		PG0	129	105	72	D15	D13
	UT2CTS_N	PG3	132	108	75	B16	B14
		PG2	131	107	74	C15	C13
	UT2RTS_N	PG2	131	107	74	C15	C13
		PG3	132	108	75	B16	B14
UART ch 3	UT3RXD	PU6	40	-	-	M4	-
		PV0	115	97	-	F12	F10
		PV1	114	96	-	G13	F11
	UT3TXDA	PU7	41	-	-	M2	-
		PV1	114	96	-	G13	F11
		PV0	115	97	-	F12	F10
	UT3CTS_N	PU5	39	-	-	L4	-
		PV3	112	94	-	H13	G10
		PV2	113	95	-	G12	G11
	UT3RTS_N	PU4	38	-	-	L5	-
		PV2	113	95	-	G12	G11
		PV3	112	94	-	H13	G10
UART ch 4	UT4RXD	PM0	124	102	-	E16	D14
		PM1	123	101	-	F15	E13
	UT4TXDA	PM1	123	101	-	F15	E13
		PM0	124	102	-	E16	D14
		PU0	35	31	-	L2	J2
	UT4CTS_N	PM3	121	99	-	E13	F13
		PM2	122	100	-	F16	E14
		PU2	36	32	-	K5	K4
	UT4RTS_N	PM2	122	100	-	F16	E14
		PM3	121	99	-	E13	F13
PU3		37	33	-	K4	K2	

**Table 4.11 List of Signal Connections: UART ch 5/FUART ch 0, 1/I2C ch 0, 1, 2/EI2C ch 0, 1, 2**

Function	Combination functional pin name	Port name	M4NR (LQFP176)	M4NQ (LQFP144)	M4NN (LQFP100)	M4NR (BGA177)	M4NQ (BGA145)
UART ch 5	UT5RXD	PJ0	168	-	-	B5	-
		PJ1	167	-	-	B6	-
	UT5TXDA	PJ1	167	-	-	B6	-
		PJ0	168	-	-	B5	-
	UT5CTS_N	PJ3	165	-	-	D7	-
		PJ2	166	-	-	D6	-
	UT5RTS_N	PJ2	166	-	-	D6	-
		PJ3	165	-	-	D7	-
FUART ch 0	FUT0RXD	PG5	96	80	58	M13	K11
		PJ5	68	-	-	R9	-
	FUT0TXD	PG4	97	81	59	L12	K13
		PJ4	69	-	-	T9	-
	FUT0CTS_N	PG7	94	78	56	M15	L13
	FUT0RTS_N	PG6	95	79	57	M16	L14
	FUT0IROUT	PG4	97	81	59	L12	K13
	FUT0IRIN	PG5	96	80	58	M13	K11
FUART ch 1	FUT1RXD	PJ7	66	-	-	N9	-
		PM6	83	67	-	R13	N11
	FUT1TXD	PJ6	67	-	-	R8	-
		PM7	82	66	-	T13	P10
	FUT1CTS_N	PM4	85	69	-	N12	L10
	FUT1RTS_N	PM5	84	68	-	T14	P11
	FUT1IROUT	PM7	82	66	-	T13	P10
	FUT1IRIN	PM6	83	67	-	R13	N11
I2C/EI2C ch 0	I2C0SDA EI2C0SDA	PG2	131	107	74	C15	C13
	I2C0SCL EI2C0SCL	PG3	132	108	75	B16	B14
I2C/EI2C ch 1	I2C1SDA EI2C1SDA	PF2	174	142	98	B4	B5
	I2C1SCL EI2C1SCL	PF3	175	143	99	A3	B4
I2C/EI2C ch 2	I2C2SDA EI2C2SDA	PG4	97	81	59	L12	K13
		PV5	80	64	-	T12	P9
	I2C2SCL EI2C2SCL	PG5	96	80	58	M13	K11
		PV4	81	65	-	R12	N10

**Table 4.12 List of Signal Connections: I2C ch 3, 4/EI2C ch 3, 4/ISD unit A, B, C/I2S ch 0, 1**

Function	Combination functional pin name	Port name	M4NR (LQFP176)	M4NQ (LQFP144)	M4NN (LQFP100)	M4NR (BGA177)	M4NQ (BGA145)
I2C/EI2C ch 3	I2C3SDA EI2C3SDA	PJ6	67	-	-	R8	-
		PM0	124	102	-	E16	D14
	I2C3SCL EI2C3SCL	PJ7	66	-	-	N9	-
		PM1	123	101	-	F15	E13
I2C/EI2C ch 4	I2C4SDA EI2C4SDA	PJ3	165	-	-	D7	-
		PM6	83	67	-	R13	N11
	I2C4SCL EI2C4SCL	PJ2	166	-	-	D6	-
		PM7	82	66	-	T13	P10
ISD unit A	ISDAIN0	PE4	62	54	41	R6	P6
	ISDAIN1	PE5	63	55	42	R7	P7
	ISDAIN2	PE6	64	56	43	T7	N7
	ISDAIN3	PE7	65	57	44	T8	N8
	ISDAOUT	PK0	111	93	71	H12	H10
ISD unit B	ISDBIN0	PV0	115	97	-	F12	F10
	ISDBIN1	PV1	114	96	-	G13	F11
	ISDBIN2	PV2	113	95	-	G12	G11
	ISDBIN3	PV3	112	94	-	H13	G10
	ISDBOUT	PK1	110	92	-	J12	H11
ISD unit C	ISDCIN0	PW4	120	-	-	G15	-
	ISDCIN1	PW5	119	-	-	G16	-
	ISDCIN2	PW6	118	-	-	H15	-
	ISDCIN3	PW7	117	-	-	H16	-
	ISDCOUT	PY4	22	-	-	J4	-
I2S ch 0	I2S0MCLK	PB0	13	9	8	D1	C1
	I2S0LRCK	PD4	52	44	33	N7	L7
	I2S0BCK	PD5	53	45	34	M8	K7
	I2S0DO	PD7	55	47	36	M9	L8
	I2S0DI	PD6	54	46	35	N8	K8
I2S ch 1	I2S1MCLK	PG6	95	79	57	M16	L14
	I2S1LRCK	PE7	65	57	44	T8	N8
	I2S1BCK	PE6	64	56	43	T7	N7
	I2S1DO	PE4	62	54	41	R6	P6
	I2S1DI	PE5	63	55	42	R7	P7

**Table 4.13 List of Signal Connections: TSPI ch 0, 1, 2, 3**

Function	Combination functional pin name	Port name	M4NR (LQFP176)	M4NQ (LQFP144)	M4NN (LQFP100)	M4NR (BGA177)	M4NQ (BGA145)
TSPI ch 0	TSPI0CSIN	PA0	21	17	15	J5	J5
	TSPI0CS0	PA0	21	17	15	J5	J5
	TSPI0CS1	PA4	17	13	11	G5	G5
	TSPI0CS2	PA5	16	12	10	F4	F4
	TSPI0CS3	PA6	15	11	9	E1	F5
	TSPI0RXD	PA2	19	15	13	H5	H5
	TSPI0TXD	PA3	18	14	12	G4	G4
	TSPI0SCK	PA1	20	16	14	H4	H4
TSPI ch 1	TSPI1CSIN	PL0	103	85	63	L13	J11
	TSPI1CS0	PL0	103	85	63	L13	J11
	TSPI1CS1	PK4	107	89	67	J15	G14
	TSPI1CS2	PK5	106	88	66	K15	H13
	TSPI1CS3	PK6	105	87	65	J16	H14
	TSPI1RXD	PL2	101	83	61	L15	J13
	TSPI1TXD	PL3	100	82	60	L16	K14
	TSPI1SCK	PL1	102	84	62	K16	J14
TSPI ch 2	TSPI2CSIN	PA7	14	10	-	E2	E4
		PF7	3	3	2	B1	B2
	TSPI2CS0	PF7	3	3	2	B1	B2
		PA7	14	10	-	E2	E4
	TSPI2CS1	PA3	18	14	12	G4	G4
	TSPI2RXD	PA5	16	12	10	F4	F4
	TSPI2TXD	PA4	17	13	11	G5	G5
	TSPI2SCK	PA6	15	11	9	E1	F5
TSPI ch 3	TSPI3CSIN	PK7	104	86	64	K12	J10
		PK1	110	92	70	J12	H11
	TSPI3CS0	PK1	110	92	70	J12	H11
		PK7	104	86	64	K12	J10
	TSPI3CS1	PL3	100	82	60	L16	K14
	TSPI3RXD	PK5	106	88	66	K15	H13
	TSPI3TXD	PK4	107	89	67	J15	G14
	TSPI3SCK	PK6	105	87	65	J16	H14

**Table 4.14 List of Signal Connections: TSPI ch 4, 5, 6, 7, 8**

Function	Combination functional pin name	Port name	M4NR (LQFP176)	M4NQ (LQFP144)	M4NN (LQFP100)	M4NR (BGA177)	M4NQ (BGA145)
TSPI ch 4	TSPI4CSIN	PD0	48	40	29	N5	L4
	TSPI4CS0	PD0	48	40	29	N5	L4
	TSPI4RXD	PD2	50	42	31	N6	K6
	TSPI4TXD	PD3	51	43	32	M7	L6
	TSPI4SCK	PD1	49	41	30	M6	L5
TSPI ch 5	TSPI5CSIN	PV7	78	62	-	R11	L9
	TSPI5CS0	PV7	78	62	-	R11	L9
	TSPI5RXD	PV4	81	65	-	R12	N10
	TSPI5TXD	PV5	80	64	-	T12	P9
	TSPI5SCK	PV6	79	63	-	T11	N9
TSPI ch 6	TSPI6CSIN	PM3	121	99	-	E13	F13
	TSPI6CS0	PM3	121	99	-	E13	F13
	TSPI6RXD	PM1	123	101	-	F15	E13
	TSPI6TXD	PM0	124	102	-	E16	D14
	TSPI6SCK	PM2	122	100	-	F16	E14
TSPI ch 7	TSPI7CSIN	PM4	85	69	-	N12	L10
	TSPI7CS0	PM4	85	69	-	N12	L10
	TSPI7RXD	PM6	83	67	-	R13	N11
	TSPI7TXD	PM7	82	66	-	T13	P10
	TSPI7SCK	PM5	84	68	-	T14	P11
TSPI ch 8	TSPI8CSIN	PW0	77	-	-	M11	-
	TSPI8CS0	PW0	77	-	-	M11	-
	TSPI8RXD	PW2	75	-	-	M10	-
	TSPI8TXD	PW3	74	-	-	N10	-
	TSPI8SCK	PW1	76	-	-	N11	-

**Table 4.15 List of Signal Connections: TSSI ch 0, 1/SMIF ch 0/CAN unit A, B**

Function	Combination functional pin name	Port name	M4NR (LQFP176)	M4NQ (LQFP144)	M4NN (LQFP100)	M4NR (BGA177)	M4NQ (BGA145)
TSSI ch 0	TSSI0TCK	PD2	50	42	31	N6	K6
	TSSI0TFS	PD3	51	43	32	M7	L6
	TSSI0TXD	PD4	52	44	33	N7	L7
	TSSI0RCK	PD7	55	47	36	M9	L8
	TSSI0RFS	PD6	54	46	35	N8	K8
	TSSI0RXD	PD5	53	45	34	M8	K7
TSSI ch 1	TSSI1TCK	PU2	36	-	-	K5	-
	TSSI1TFS	PU3	37	-	-	K4	-
	TSSI1TXD	PU4	38	-	-	L5	-
	TSSI1RCK	PU7	41	-	-	M2	-
	TSSI1RFS	PU6	40	-	-	M4	-
	TSSI1RXD	PU5	39	-	-	L4	-
SMIF ch 0	SMI0CS1_N	PK0	111	93	71	H12	H10
	SMI0D0	PK2	109	91	69	J13	F14
	SMI0D1	PK3	108	90	68	K13	G13
	SMI0D2	PK4	107	89	67	J15	G14
	SMI0D3	PK5	106	88	66	K15	H13
	SMI0D4	PL0	103	85	63	L13	J11
	SMI0D5	PL1	102	84	62	K16	J14
	SMI0D6	PL2	101	83	61	L15	J13
	SMI0D7	PL3	100	82	60	L16	K14
	SMI0CLK	PK6	105	87	65	J16	H14
	SMI0CS0_N	PK7	104	86	64	K12	J10
CAN unit A	CANARX	PF7	3	3	2	B1	B2
		PV5	80	64	-	T12	P9
	CANATX	PF6	2	2	1	B2	B3
		PV4	81	65	-	R12	N10
CAN unit B	CANBRX	PE1	59	51	38	R5	N5
		PU6	40	-	-	M4	-
	CANBTX	PE0	58	50	37	R4	N4
		PU7	41	-	-	M2	-



**Table 4.16 List of Signal Connections: USB unit A, B**

Function	Combination functional pin name	Port name	M4NR (LQFP176)	M4NQ (LQFP144)	M4NN (LQFP100)	M4NR (BGA177)	M4NQ (BGA145)
USB unit A	USB_ECLK	PB0	13	9	8	D1	C1
	USBA_DP	-	27	23	21	H1	F1
	USBA_DM	-	26	22	20	G1	E1
	USBA_SOF_TGL	PY4	22	18	16	J4	J4
	USBA_ID	PB3	10	6	5	E4	B1
	USBA_VBUSEN	PB2	11	7	6	F5	D4
	USBA_VBUS	-	24	20	18	F1	D1
USB unit B	USBB_DP	-	30	26	-	K1	H1
	USBB_DM	-	29	25	-	J1	G1
	USBB_SOF_TGL	PF5	1	1	-	B3	A2
		PM1	123	101	-	F15	E13
	USBB_ID	PU0	35	31	-	L2	J2
	USBB_VBUSEN	PU3	37	33	-	K4	K2
	USBB_VBUS	-	34	30	-	L1	J1

**Table 4.17 List of Signal Connections: ETHM unit A**

Function	Combination functional pin name	Port name	M4NR (LQFP176)	M4NQ (LQFP144)	M4NN (LQFP100)	M4NR (BGA177)	M4NQ (BGA145)
ETHM unit A	EMAPPSOUT0	PA2	19	15	13	H5	H5
		PE2	60	52	39	T5	P5
	EMAPPSOUT1	PA6	15	11	9	E1	F5
		PE3	61	53	40	T6	N6
	EMAMDC	PG7	94	78	56	M15	L13
		PK2	109	91	69	J13	F14
	EMAMDIO	PH0	93	77	55	N16	L11
		PK3	108	90	68	K13	G13
	EMACOL	PG3	132	108	75	B16	B14
	EMACRS	PG2	131	107	74	C15	C13
	EMARXDV	PG0	129	105	72	D15	D13
	EMARXER	PG1	130	106	73	C16	C14
	EMATXEN	PK0	111	93	71	H12	H10
	EMARXCLK	PL1	102	84	62	K16	J14
		PK4	107	89	67	J15	G14
	EMATXCLK	PT4	116	98	-	F13	E11
		PL2	101	83	61	L15	J13
	EMARXD0	PV0	115	97	-	F12	F10
		PL3	100	82	60	L16	K14
	EMARXD1	PV1	114	96	-	G13	F11
		PG4	97	81	59	L12	K13
	EMARXD2	PV2	113	95	-	G12	G11
		PG5	96	80	58	M13	K11
	EMARXD3	PV3	112	94	-	H13	G10
		PL0	103	85	63	L13	J11
	EMATXD0	PM3	121	99	-	E13	F13
		PK7	104	86	64	K12	J10
	EMATXD1	PM2	122	100	-	F16	E14
		PK6	105	87	65	J16	H14
	EMATXD2	PM1	123	101	-	F15	E13
		PK5	106	88	66	K15	H13
	EMATXD3	PM0	124	102	-	E16	D14
		EMA_R_CRSDV	PG0	129	105	72	D15
	EMA_R_TXEN	PK0	111	93	71	H12	H10
	EMA_R_REFCLK	PL1	102	84	62	K16	J14
	EMA_R_RXD0	PL2	101	83	61	L15	J13
PV0		115	97	-	F12	F10	
EMA_R_RXD1	PL3	100	82	60	L16	K14	
	PV1	114	96	-	G13	F11	
EMA_R_TXD0	PL0	103	85	63	L13	J11	
EMA_R_TXD1	PK7	104	86	64	K12	J10	

Table 4.18 List of Signal Connections: T32A ch 0, 1

Function	Combination functional pin name	Port name	M4NR (LQFP176)	M4NQ (LQFP144)	M4NN (LQFP100)	M4NR (BGA177)	M4NQ (BGA145)
T32A ch 0	T32A00INA0	PA0	21	17	15	J5	J5
		PK0	111	93	71	H12	H10
	T32A00INA1	PA3	18	14	12	G4	G4
	T32A00OUTA	PA1	20	16	14	H4	H4
		PW1	76	-	-	N11	-
	T32A00INB0	PA3	18	14	12	G4	G4
		PK1	110	92	70	J12	H11
	T32A00INB1	PA0	21	17	15	J5	J5
	T32A00OUTB	PA2	19	15	13	H5	H5
		PW0	77	-	-	M11	-
	T32A00INC0	PA0	21	17	15	J5	J5
		PK0	111	93	71	H12	H10
	T32A00INC1	PA3	18	14	12	G4	G4
		PK1	110	92	70	J12	H11
	T32A00OUTC	PA1	20	16	14	H4	H4
		PW1	76	-	-	N11	-
T32A ch 1	T32A01INA0	PA4	17	13	11	G5	G5
		PK6	105	87	65	J16	H14
	T32A01INA1	PA7	14	10	-	E2	E4
	T32A01OUTA	PA5	16	12	10	F4	F4
		PW2	75	-	-	M10	-
	T32A01INB0	PA7	14	10	-	E2	E4
		PK7	104	86	64	K12	J10
	T32A01INB1	PA4	17	13	11	G5	G5
	T32A01OUTB	PA6	15	11	9	E1	F5
		PW3	74	-	-	N10	-
	T32A01INC0	PA4	17	13	11	G5	G5
		PK6	105	87	65	J16	H14
	T32A01INC1	PA7	14	10	-	E2	E4
		PK7	104	86	64	K12	J10
	T32A01OUTC	PA5	16	12	10	F4	F4
		PW2	75	-	-	M10	-

**Table 4.19 List of Signal Connections: T32A ch 2, 3**

Function	Combination functional pin name	Port name	M4NR (LQFP176)	M4NQ (LQFP144)	M4NN (LQFP100)	M4NR (BGA177)	M4NQ (BGA145)
T32A ch 2	T32A02INA0	PB0	13	9	8	D1	C1
		PL0	103	85	63	L13	J11
	T32A02INA1	PB1	12	8	7	D2	C2
	T32A02OUTA	PB2	11	7	6	F5	D4
		PG5	96	80	58	M13	K11
	T32A02INB0	PB1	12	8	7	D2	C2
		PL3	100	82	60	L16	K14
	T32A02INB1	PB0	13	9	8	D1	C1
	T32A02OUTB	PB3	10	6	5	E4	B1
		PG4	97	81	59	L12	K13
	T32A02INC0	PB0	13	9	8	D1	C1
		PL0	103	85	63	L13	J11
	T32A02INC1	PB1	12	8	7	D2	C2
		PL3	100	82	60	L16	K14
	T32A02OUTC	PB2	11	7	6	F5	D4
		PG5	96	80	58	M13	K11
T32A ch 3	T32A03INA0	PJ4	69	-	-	T9	-
	T32A03OUTA	PT3	23	19	17	F2	D2
	T32A03INB0	PJ5	68	-	-	R9	-
	T32A03OUTB	PT5	73	61	-	R10	K9
	T32A03INC0	PJ4	69	-	-	T9	-
	T32A03INC1	PJ5	68	-	-	R9	-
	T32A03OUTC	PT3	23	19	17	F2	D2

**Table 4.20 List of Signal Connections: T32A ch 4, 5**

Function	Combination functional pin name	Port name	M4NR (LQFP176)	M4NQ (LQFP144)	M4NN (LQFP100)	M4NR (BGA177)	M4NQ (BGA145)
T32A ch 4	T32A04INA0	PD0	48	40	29	N5	L4
		PP0	141	117	84	D12	D11
	T32A04INA1	PD1	49	41	30	M6	L5
		PP1	142	118	85	D11	D10
	T32A04OUTA	PD2	50	42	31	N6	K6
		PV5	80	64	-	T12	P9
	T32A04INB0	PD1	49	41	30	M6	L5
		PP1	142	118	85	D11	D10
	T32A04INB1	PD0	48	40	29	N5	L4
		PP0	141	117	84	D12	D11
	T32A04OUTB	PD3	51	43	32	M7	L6
		PV4	81	65	-	R12	N10
	T32A04INC0	PD0	48	40	29	N5	L4
		PP0	141	117	84	D12	D11
	T32A04INC1	PD1	49	41	30	M6	L5
		PP1	142	118	85	D11	D10
	T32A04OUTC	PD2	50	42	31	N6	K6
		PV5	80	64	-	T12	P9
T32A ch 5	T32A05INA0	PD6	54	46	35	N8	K8
		PP2	143	119	86	B11	B9
	T32A05INA1	PD7	55	47	36	M9	L8
		PP3	144	120	87	A11	A9
	T32A05OUTA	PD4	52	44	33	N7	L7
		PV6	79	63	-	T11	N9
	T32A05INB0	PD7	55	47	36	M9	L8
		PP3	144	120	87	A11	A9
	T32A05INB1	PD6	54	46	35	N8	K8
		PP2	143	119	86	B11	B9
	T32A05OUTB	PD5	53	45	34	M8	K7
		PV7	78	62	-	R11	L9
	T32A05INC0	PD6	54	46	35	N8	K8
		PP2	143	119	86	B11	B9
	T32A05INC1	PD7	55	47	36	M9	L8
		PP3	144	120	87	A11	A9
	T32A05OUTC	PD4	52	44	33	N7	L7
		PV6	79	63	-	T11	N9

Table 4.21 List of Signal Connections: T32A ch 6, 7

Function	Combination functional pin name	Port name	M4NR (LQFP176)	M4NQ (LQFP144)	M4NN (LQFP100)	M4NR (BGA177)	M4NQ (BGA145)
T32A ch 6	T32A06INA0	PE2	60	52	39	T5	P5
		PP4	145	121	88	E11	D9
	T32A06INA1	PE0	58	50	37	R4	N4
		PP5	146	122	89	D10	E9
	T32A06OUTA	PE1	59	51	38	R5	N5
		PM5	84	68	-	T14	P11
	T32A06INB0	PE3	61	53	40	T6	N6
		PP5	146	122	89	D10	E9
	T32A06INB1	PE0	58	50	37	R4	N4
		PP4	145	121	88	E11	D9
	T32A06OUTB	PE0	58	50	37	R4	N4
		PM4	85	69	-	N12	L10
	T32A06INC0	PE2	60	52	39	T5	P5
		PP4	145	121	88	E11	D9
	T32A06INC1	PE3	61	53	40	T6	N6
		PP5	146	122	89	D10	E9
	T32A06OUTC	PE1	59	51	38	R5	N5
		PM5	84	68	-	T14	P11
T32A ch 7	T32A07INA0	PE4	62	54	41	R6	P6
		PP6	147	123	90	B10	B8
	T32A07INA1	PE7	65	57	44	T8	N8
		PP7	148	124	91	A10	A8
	T32A07OUTA	PE6	64	56	43	T7	N7
		PM6	83	67	-	R13	N11
	T32A07INB0	PE5	63	55	42	R7	P7
		PP7	148	124	91	A10	A8
	T32A07INB1	PE7	65	57	44	T8	N8
		PP6	147	123	90	B10	B8
	T32A07OUTB	PE7	65	57	44	T8	N8
		PM7	82	66	-	T13	P10
	T32A07INC0	PE4	62	54	41	R6	P6
		PP6	147	123	90	B10	B8
	T32A07INC1	PE5	63	55	42	R7	P7
		PP7	148	124	91	A10	A8
	T32A07OUTC	PE6	64	56	43	T7	N7
		PM6	83	67	-	R13	N11

**Table 4.22 List of Signal Connections: T32A ch 8, 9**

Function	Combination functional pin name	Port name	M4NR (LQFP176)	M4NQ (LQFP144)	M4NN (LQFP100)	M4NR (BGA177)	M4NQ (BGA145)
T32A ch 8	T32A08INA0	PR0	149	125	-	E10	D8
	T32A08OUTA	PL4	126	-	-	D16	-
	T32A08INB0	PR1	150	126	-	D9	E8
	T32A08OUTB	PL5	125	-	-	E15	-
	T32A08INC0	PR0	149	125	-	E10	D8
	T32A08INC1	PR1	150	126	-	D9	E8
	T32A08OUTC	PL4	126	-	-	D16	-
T32A ch 9	T32A09INA0	PR2	151	127	-	B9	B7
		PV0	115	97	-	F12	F10
	T32A09OUTA	PL6	164	-	-	E7	-
		PV2	113	95	-	G12	G11
	T32A09INB0	PR3	152	128	-	A9	A7
		PV1	114	96	-	G13	F11
	T32A09OUTB	PL7	163	-	-	E8	-
		PV3	112	94	-	H13	G10
	T32A09INC0	PR2	151	127	-	B9	B7
		PV0	115	97	-	F12	F10
	T32A09INC1	PR3	152	128	-	A9	A7
		PV1	114	96	-	G13	F11
	T32A09OUTC	PL6	164	-	-	E7	-
		PV2	113	95	-	G12	G11

**Table 4.23 List of Signal Connections: T32A ch 10, 11**

Function	Combination functional pin name	Port name	M4NR (LQFP176)	M4NQ (LQFP144)	M4NN (LQFP100)	M4NR (BGA177)	M4NQ (BGA145)
T32A ch 10	T32A10INA0	PR4	153	129	-	A8	D7
		PW4	120	-	-	G15	-
	T32A10INA1	PW7	117	-	-	H16	-
	T32A10OUTA	PC4	7	-	-	C1	-
		PW5	119	-	-	G16	-
	T32A10INB0	PR5	154	130	-	B8	E7
	T32A10OUTB	PC5	6	-	-	C2	-
		PW4	120	-	-	G15	-
	T32A10INC0	PR4	153	129	-	A8	D7
	T32A10INC1	PR5	154	130	-	B8	E7
T32A10OUTC	PC4	7	-	-	C1	-	
	PW5	119	-	-	G16	-	
T32A ch 11	T32A11INA0	PR6	155	131	-	E9	E6
		PW7	117	-	-	H16	-
	T32A11INA1	PW4	120	-	-	G15	-
	T32A11OUTA	PM2	122	100	-	F16	E14
		PW6	118	-	-	H15	-
	T32A11INB0	PR7	156	132	-	D8	D6
	T32A11OUTB	PM3	121	99	-	E13	F13
		PW7	117	-	-	H16	-
	T32A11INC0	PR6	155	131	-	E9	E6
	T32A11INC1	PR7	156	132	-	D8	D6
T32A11OUTC	PM2	122	100	-	F16	E14	
	PW6	118	-	-	H15	-	



**Table 4.24 List of Signal Connections: T32A ch 12, 13**

Function	Combination functional pin name	Port name	M4NR (LQFP176)	M4NQ (LQFP144)	M4NN (LQFP100)	M4NR (BGA177)	M4NQ (BGA145)
T32A ch 12	T32A12INA0	PU2	36	32	-	K5	K4
	T32A12OUTA	PU0	35	31	-	L2	J2
	T32A12INB0	PU3	37	33	-	K4	K2
	T32A12INC0	PU2	36	32	-	K5	K4
	T32A12INC1	PU3	37	33	-	K4	K2
	T32A12OUTC	PU0	35	31	-	L2	J2
T32A ch 13	T32A13INA0	PU5	39	-	-	L4	-
	T32A13OUTA	PU6	40	-	-	M4	-
	T32A13INB0	PU4	38	-	-	L5	-
	T32A13OUTB	PU7	41	-	-	M2	-
	T32A13INC0	PU5	39	-	-	L4	-
	T32A13INC1	PU4	38	-	-	L5	-
	T32A13OUTC	PU6	40	-	-	M4	-

**Table 4.25 List of Signal Connections: EBIF (1)**

Function	Combination functional pin name	Port name	M4NR (LQFP176)	M4NQ (LQFP144)	M4NN (LQFP100)	M4NR (BGA177)	M4NQ (BGA145)
EBIF	EA00	PA0	21	17	15	J5	J5
	EA01	PA1	20	16	14	H4	H4
	EA02	PA2	19	15	13	H5	H5
	EA03	PA3	18	14	12	G4	G4
	EA04	PA4	17	13	11	G5	G5
	EA05	PA5	16	12	10	F4	F4
	EA06	PA6	15	11	9	E1	F5
	EA07	PA7	14	10	-	E2	E4
	EA08	PB0	13	9	8	D1	C1
		PE7	65	57	44	T8	N8
	EA09	PB1	12	8	7	D2	C2
		PE6	64	56	43	T7	N7
	EA10	PB2	11	7	6	F5	D4
		PE5	63	55	42	R7	P7
	EA11	PB3	10	6	5	E4	B1
		PE4	62	54	41	R6	P6
	EA12	PE3	61	53	40	T6	N6
	EA13	PE2	60	52	39	T5	P5
	EA14	PE1	59	51	38	R5	N5
	EA15	PE0	58	50	37	R4	N4
	EA16	PE7	65	57	44	T8	N8
	EA17	PE6	64	56	43	T7	N7
	EA18	PE5	63	55	42	R7	P7
	EA19	PE4	62	54	41	R6	P6
	EA20	PC4	7	-	-	C1	-
		PE3	61	53	40	T6	N6
	EA21	PC5	6	-	-	C2	-
		PE2	60	52	39	T5	P5
	EA22	PC6	5	-	-	E5	-
		PE1	59	51	38	R5	N5
EA23	PC7	4	-	-	D4	-	
	PE0	58	50	37	R4	N4	

**Table 4.26 List of Signal Connections: EBIF (2)/NBDIF**

Function	Combination functional pin name	Port name	M4NR (LQFP176)	M4NQ (LQFP144)	M4NN (LQFP100)	M4NR (BGA177)	M4NQ (BGA145)
EBIF	ED00/EAD00	PD0	48	40	29	N5	L4
	ED01/EAD01	PD1	49	41	30	M6	L5
	ED02/EAD02	PD2	50	42	31	N6	K6
	ED03/EAD03	PD3	51	43	32	M7	L6
	ED04/EAD04	PD4	52	44	33	N7	L7
	ED05/EAD05	PD5	53	45	34	M8	K7
	ED06/EAD06	PD6	54	46	35	N8	K8
	ED07/EAD07	PD7	55	47	36	M9	L8
	ED08/EAD08	PE0	58	50	37	R4	N4
	ED09/EAD09	PE1	59	51	38	R5	N5
	ED10/EAD10	PE2	60	52	39	T5	P5
	ED11/EAD11	PE3	61	53	40	T6	N6
	ED12/EAD12	PE4	62	54	41	R6	P6
	ED13/EAD13	PE5	63	55	42	R7	P7
	ED14/EAD14	PE6	64	56	43	T7	N7
	ED15/EAD15	PE7	65	57	44	T8	N8
	ERD_N	PF0	172	140	96	D5	E5
	EWR_N	PF1	173	141	97	A4	D5
	ECS0_N	PK2	109	91	69	J13	F14
	ECS1_N	PK3	108	90	68	K13	G13
	ECS2_N	PF4	176	144	100	A2	A3
	ECS3_N	PF5	1	1	-	B3	A2
	EBELL_N	PF6	2	2	1	B2	B3
	EBELH_N	PF7	3	3	2	B1	B2
	EALE	PG0	129	105	72	D15	D13
	EWAIT_N	PG1	130	106	73	C16	C14
	EEXBCLK	PY4	22	18	16	J4	J4
NBDIF	NBDCLK	PG6	95	79	57	M16	L14
	NBDDATA0	PG7	94	78	56	M15	L13
	NBDDATA1	PH0	93	77	55	N16	L11
	NBDDATA2	PH1	92	76	54	N15	M13
	NBDDATA3	PH2	91	75	53	P16	M14
	NBDSYNC	PH3	90	74	52	P15	N13

**Table 4.27 List of Signal Connections: ADC unit A/DAC ch 0, 1/TRGSEL**

Function	Combination functional pin name	Port name	M4NR (LQFP176)	M4NQ (LQFP144)	M4NN (LQFP100)	M4NR (BGA177)	M4NQ (BGA145)
ADC unit A	AINA00	PN0	133	109	76	B15	B13
	AINA01	PN1	134	110	77	A15	A13
	AINA02	PN2	135	111	78	B14	B12
	AINA03	PN3	136	112	79	A14	A12
	AINA04	PN4	137	113	80	B13	B11
	AINA05	PN5	138	114	81	A13	A11
	AINA06	PN6	139	115	82	B12	B10
	AINA07	PN7	140	116	83	A12	A10
	AINA08	PP0	141	117	84	D12	D11
	AINA09	PP1	142	118	85	D11	D10
	AINA10	PP2	143	119	86	B11	B9
	AINA11	PP3	144	120	87	A11	A9
	AINA12	PP4	145	121	88	E11	D9
	AINA13	PP5	146	122	89	D10	E9
	AINA14	PP6	147	123	90	B10	B8
	AINA15	PP7	148	124	91	A10	A8
	AINA16	PR0	149	125	-	E10	D8
	AINA17	PR1	150	126	-	D9	E8
	AINA18	PR2	151	127	-	B9	B7
	AINA19	PR3	152	128	-	A9	A7
	AINA20	PR4	153	129	-	A8	D7
	AINA21	PR5	154	130	-	B8	E7
	AINA22	PR6	155	131	-	E9	E6
AINA23	PR7	156	132	-	D8	D6	
DAC ch 0, 1	DAC0	PT0	159	135	94	A6	A5
	DAC1	PT1	160	136	95	A5	A4
TRGSEL	TRGIN0	PG3	132	108	75	B16	B14
	TRGIN1	PL7	163	-	-	E8	-
	TRGIN2	PT3	23	19	17	F2	D2

**Table 4.28 List of Signal Connections: A-PMD ch 0/CEC ch 0/RTC/RMC ch 0, 1/  
 HDMAC unit A, B/JTAG/SW/TRACE**

Function	Combination functional pin name	Port name	M4NR (LQFP176)	M4NQ (LQFP144)	M4NN (LQFP100)	M4NR (BGA177)	M4NQ (BGA145)
A-PMD ch 0	EMG0	PD6	54	46	35	N8	K8
		PV6	79	63	-	T11	N9
	OVV0	PD7	55	47	36	M9	L8
		PV7	78	62	-	R11	L9
	UO0	PD0	48	40	29	N5	L4
		PV0	115	97	-	F12	F10
	VO0	PD2	50	42	31	N6	K6
		PV2	113	95	-	G12	G11
	WO0	PD4	52	44	33	N7	L7
		PV4	81	65	-	R12	N10
	XO0	PD1	49	41	30	M6	L5
		PV1	114	96	-	G13	F11
	YO0	PD3	51	43	32	M7	L6
		PV3	112	94	-	H13	G10
ZO0	PD5	53	45	34	M8	K7	
	PV5	80	64	-	T12	P9	
CEC ch 0	CEC0	PT2	171	139	-	E6	B6
RTC	ALARM_N	PG2	131	107	74	C15	C13
	RTCOUT	PT3	23	19	17	F2	D2
RMC ch 0, 1	RXIN0	PT3	23	19	17	F2	D2
	RXIN1	PT4	116	98	-	F13	E11
HDMC unit A, B	HDMAREQA	PB1	12	8	7	D2	C2
	HDMAREQB	PK1	110	92	70	J12	H11
JTAG	TMS	PH4	89	73	51	R16	N14
	TCK	PH5	88	72	50	T15	P13
	TDO	PH6	87	71	49	R15	P12
	TDI	PH3	90	74	52	P15	N13
	TRST_N	PH7	86	70	48	R14	N12
SW	SWDIO	PH4	89	73	51	R16	N14
	SWCLK	PH5	88	72	50	T15	P13
	SWV	PH6	87	71	49	R15	P12
TRACE	TRACECLK	PG6	95	79	57	M16	L14
	TRACEDATA0	PG7	94	78	56	M15	L13
	TRACEDATA1	PH0	93	77	55	N16	L11
	TRACEDATA2	PH1	92	76	54	N15	M13
	TRACEDATA3	PH2	91	75	53	P16	M14

**Table 4.29 List of Signal Connections: INT**

Function	Combination functional pin name	Port name	M4NR (LQFP176)	M4NQ (LQFP144)	M4NN (LQFP100)	M4NR (BGA177)	M4NQ (BGA145)
INT	INT00a	PK7	104	86	64	K12	J10
	INT00b	PT3	23	19	17	F2	D2
	INT01a	PL0	103	85	63	L13	J11
	INT01b	PT4	116	98	-	F13	E11
	INT02a	PA0	21	17	15	J5	J5
	INT02b	PT5	73	61	-	R10	K9
	INT03a	PA7	14	10	-	E2	E4
	INT03b	PL6	164	-	-	E7	-
	INT04a	PB0	13	9	8	D1	C1
	INT04b	PF0	172	140	96	D5	E5
	INT05a	PB1	12	8	7	D2	C2
	INT05b	PF7	3	3	2	B1	B2
	INT06b	PU2	36	32	-	K5	K4
	INT07b	PU3	37	33	-	K4	K2
	INT08a	PG0	129	105	72	D15	D13
	INT08b	PU4	38	-	-	L5	-
	INT09a	PG1	130	106	73	C16	C14
	INT09b	PU5	39	-	-	L4	-
	INT10a	PK0	111	93	71	H12	H10
	INT10b	PP6	147	123	90	B10	B8
	INT11a	PK1	110	92	70	J12	H11
	INT11b	PP7	148	124	91	A10	A8
	INT12b	PL4	126	-	-	D16	-
	INT13b	PL5	125	-	-	E15	-
	INT14a	PC6	5	-	-	E5	-
	INT14b	PM3	121	99	-	E13	F13
	INT15a	PC7	4	-	-	D4	-
	INT15b	PM4	85	69	-	N12	L10

**Table 4.30 List of Signal Connections: Control/Power**

Function	Combination functional pin name	Port name	M4NR (LQFP176)	M4NQ (LQFP144)	M4NN (LQFP100)	M4NR (BGA177)	M4NQ (BGA145)
Control	X1	PY0	45	37	26	T2	P2
	X2	PY1	46	38	27	T3	P3
	XT1	PY2	44	36	25	P1	M1
	XT2	PY3	43	35	24	N1	L1
	BOOT_N	PY4	22	18	16	J4	J4
	EHCLKIN	PY0	45	37	26	T2	P2
	ELCLKIN	PY2	44	36	25	P1	M1
	RESET_N		42	34	23	R1	N1
	MODE		47	39	28	T1	P1
	BSC		-	-	-	T16	P14
Power	DVDD3A		8	4	3	A1	A1
	DVDD3B		32	28	-	R2	N2
	DVDD3C		56	48	-	R3	N3
	DVDD3D		71	59	46	M12	K10
	DVDD3E		98	-	-	N13	-
	DVDD3F		127	103	-	T4	P4
	DVDD3G		161	137	-	M5	K5
	DVDD3H		169	-	-	N4	-
	DVDD3J		31	27	22	K2	H2
	DVSSA		9	5	4	M1	K1
	DVSSB		33	29	-	N2	L2
	DVSSC		57	49	-	P2	M2
	DVSSD		72	60	47	E12	E10
	DVSSE		99	-	-	D13	-
	DVSSF		128	104	-	A16	A14
	DVSSG		162	138	-	F6	E2
	DVSSH		170	-	-	G2	-
	DVSSJ		25	21	19	H2	F2
	DVSSK		28	24	-	J2	G2
	REGOUT1		70	58	45	T10	P8
AVDD3		157	133	92	A7	A6	
AVSS		158	134	93	B7	F6	

## 4.3. Ports

The symbols of each table of port have the following meanings.

- Input/Output: Input and/or output of port  
Input: Input port  
Output: Output port  
I/O: Input/output port
  
- PU/PD: Programmable pull-up/pull-down  
PU: Programmable pull-up is selectable  
PD: Programmable pull-down is selectable
  
- OD: Programmable open-drain output  
YES: Support  
NO: Nonsupport
  
- 5VT/3VT: Tolerant  
5VT: 5V-tolerant  
3VT: 3V-tolerant  
N/A: Not available
  
- SMT/CMOS: Input gate  
SMT: Schmitt trigger input  
CMOS: CMOS input
  
- Under Reset: Port state under reset  
Hi-Z: High impedance  
PU: Pull-up  
PD: Pull-down
  
- After Reset: Port state after reset  
Hi-Z: High impedance  
PU: Pull-up  
PD: Pull-down



## 4.3.1. Port Specifications Table

Table 4.31 Port Names and Specifications of Port A, B, C, D

Port Name	Input/Output	PU/PD	OD	5VT/3VT	SMT/CMOS	Under Reset	After Reset
PA0	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PA1	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PA2	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PA3	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PA4	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PA5	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PA6	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PA7	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PB0	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PB1	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PB2	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PB3	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PC4	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PC5	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PC6	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PC7	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PD0	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PD1	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PD2	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PD3	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PD4	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PD5	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PD6	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PD7	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z

**Table 4.32 Port Names and Specifications of Port E, F, G, H**

Port Name	Input/Output	PU/PD	OD	5VT/3VT	SMT/CMOS	Under Reset	After Reset
PE0	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PE1	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PE2	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PE3	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PE4	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PE5	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PE6	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PE7	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PF0	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PF1	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PF2	I/O	PU/PD	YES	5VT	SMT	Hi-Z	Hi-Z
PF3	I/O	PU/PD	YES	5VT	SMT	Hi-Z	Hi-Z
PF4	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PF5	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PF6	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PF7	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PG0	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PG1	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PG2	I/O	PU/PD	YES	5VT	SMT	Hi-Z	Hi-Z
PG3	I/O	PU/PD	YES	5VT	SMT	Hi-Z	Hi-Z
PG4	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PG5	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PG6	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PG7	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PH0	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PH1	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PH2	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PH3	I/O	PU/PD	YES	N/A	SMT	PU	PU
PH4	I/O	PU/PD	YES	N/A	SMT	PU	PU
PH5	I/O	PU/PD	YES	N/A	SMT	PD	PD
PH6	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PH7	I/O	PU/PD	YES	N/A	SMT	PU	PU

**Table 4.33 Port Names and Specifications of Port J, K, L, M**

Port Name	Input/Output	PU/PD	OD	5VT/3VT	SMT/CMOS	Under Reset	After Reset
PJ0	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PJ1	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PJ2	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PJ3	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PJ4	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PJ5	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PJ6	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PJ7	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PK0	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PK1	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PK2	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PK3	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PK4	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PK5	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PK6	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PK7	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PL0	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PL1	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PL2	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PL3	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PL4	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PL5	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PL6	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PL7	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PM0	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PM1	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PM2	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PM3	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PM4	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PM5	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PM6	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PM7	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z

**Table 4.34 Port Names and Specifications of Port N, P, R, T**

Port Name	Input/Output	PU/PD	OD	5VT/3VT	SMT/CMOS	Under Reset	After Reset
PN0	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PN1	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PN2	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PN3	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PN4	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PN5	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PN6	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PN7	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PP0	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PP1	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PP2	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PP3	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PP4	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PP5	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PP6	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PP7	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PR0	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PR1	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PR2	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PR3	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PR4	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PR5	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PR6	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PR7	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PT0	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PT1	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PT2	I/O	PU/PD	YES	3VT	SMT	Hi-Z	Hi-Z
PT3	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PT4	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PT5	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z

**Table 4.35 Port Names and Specifications of Port U, V, W, Y**

Port Name	Input/Output	PU/PD	OD	5VT/3VT	SMT/CMOS	Under Reset	After Reset
PU0	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PU2	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PU3	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PU4	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PU5	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PU6	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PU7	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PV0	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PV1	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PV2	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PV3	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PV4	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PV5	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PV6	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PV7	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PW0	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PW1	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PW2	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PW3	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PW4	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PW5	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PW6	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PW7	I/O	PU/PD	YES	N/A	SMT	Hi-Z	Hi-Z
PY0	Input	PU/PD	N/A	N/A	SMT	Hi-Z	Hi-Z
PY1	Input	PU/PD	N/A	N/A	SMT	Hi-Z	Hi-Z
PY2	Input	PU/PD	N/A	N/A	SMT	Hi-Z	Hi-Z
PY3	Input	PU/PD	N/A	N/A	SMT	Hi-Z	Hi-Z
PY4	Output	PU/PD	YES	N/A	SMT	Hi-Z (Note)	Hi-Z

Note: This pin is shared by BOOT\_N pin. During the reset period by the reset pin (RESET\_N) and POR, **[PYPUP]** is enabled ("1") and the BOOT\_N signal can be input. When RESET\_N pin = 1, if internal reset other than POR is asserted, it is Hi-Z state.

## 5. Functional Description and Operation Description

For the details of the functions, refer to Reference manuals.

### 5.1. Reference Manuals

For more information on product of TPM4N Group (1), please refer to Reference Manuals below;

**Table 5.1 Reference Manuals for TPM4N Group (1)**

Reference manual	IP symbol	Category
Input/Output Ports (TPM4N Group (1))	PORT-M4N(1)	System
Exception (TPM4N Group (1))	EXCEPT-M4N(1)	System
Clock Control and Operation Mode (TPM4N Group (1))	CG-M4N(1)-C	System
Product Information (TPM4N Group (1))	PINFO-M4N(1)	System
Flash Memory (Code Flash:2.0MB/1.5MB/1.0MB/512KB, Data Flash 32KB, USB Single boot support)	FLASH20MUD32-D	Peripheral
Trimming Circuit	TRM-B	Peripheral
Oscillation Frequency Detector	OFD-A	Peripheral
Voltage Detection Circuit	LVD-E	Peripheral
Digital Noise Filter Circuit	DNF-A	Peripheral
Debug Interface	DEBUG-A	Peripheral
Non-break Debug Interface	NBDIF-A	Peripheral
Interval Sensor Detection Circuit	ISD-A	Peripheral
I <sup>2</sup> S Interface	I2S-A	Peripheral
FIR Calculation circuit	FIR-A	Peripheral
Multi-Function DMA Controller	MDMAC-B	Peripheral
High Speed DMA Controller	HDMAC-A	Peripheral
External Bus Interface	EBIF-A	Peripheral
Serial Memory Interface	SMIF-C	Peripheral
Asynchronous Serial Communication Circuit	UART-C	Peripheral
Full Universal Asynchronous Receiver Transmitter Circuit	FUART-B	Peripheral
Serial Peripheral Interface	TSPI-E	Peripheral
Synchronous serial interface	TSSI-A	Peripheral
I <sup>2</sup> C Interface	I2C-B	Peripheral
EI <sup>2</sup> C Interface Version A	EI2C-A	Peripheral
CAN controller	CAN-B	Peripheral
Universal serial bus	USB-A	Peripheral
Ethernet MAC	ETHM-A	Peripheral
Consumer Electronics Control Circuit	CEC-A	Peripheral
12-bit Analog to Digital Converter	ADC-H	Peripheral
8-bit Digital to Analog Converter	DAC-B	Peripheral
Advanced Programmable Motor Control Circuit	A-PMD-C	Peripheral
32-bit Timer Event Counter	T32A-B	Peripheral
Long Term Timer	LTTMR-A	Peripheral
Real Time Clock	RTC-A	Peripheral
Clock Selective Watchdog Timer	SIWDT-A	Peripheral
Remote Control Signal Preprocessor	RMC-B	Peripheral
Boundary Scan	BSC-A	Peripheral

## 5.2. Processor Core

TPM4N Group (1) incorporates a high-performance 32-bit processor core (Arm Cortex-M4 (with FPU)). For the operation of the processor core, refer to "Arm Cortex-M4 Processor Technical Reference Manual". This section explains the product-specific information.

### 5.2.1. Core Information

The Cortex-M4 ( with FPU) core revision used in TPM4N Group (1) is shown as below:  
 For details of the CPU core and the architecture, refer to the Arm documentation from Arm's website.

**Table 5.2 Core Revision**

Group name	Core revision
TPM4N Group (1)	r0p1

### 5.2.2. Configurable Options

In the Cortex-M4 (with FPU) core, some blocks can be selected to implement. The following table shows the configurations of TPM4N Group (1).

**Table 5.3 Configurable Options and Their Implementations**

Configurable option	Implementation
FWB	Literal comparator: 2 Instruction comparator: 6
DWT	Comparator: 4
ITM	Available
MPU	Available
ETM	Available
AHB-AP	Available
AHB trace macro cell interface	Not available
TPIU	Available
WIC	Not available
Debug port	JTAG/Serial wire
Bit band	Available
Sequential control of AHB	Not available

### 5.3. Clock Control and Operation Mode (CG)

The CG selects a clock gear ratio and the prescaler clock, or warm up time of the oscillator.

There are NORMAL mode and low power consumption mode as operation modes. Power consumption can be reduced by mode transition.

The system clock consists of "High speed system clock" and "Middle speed system clock". The former is a high speed oscillation clock and the latter is generated by dividing High speed system clock.

The outline of the clock control circuit is as follows:

- Internal high speed oscillation circuit 1: 10MHz
- Internal high speed oscillation circuit 2: 10MHz
- Selectable from the external high speed oscillation circuit or internal high speed oscillation circuit.
- PLL (Clock Multiplication Circuit):  
Capable of 200 MHz output by changing the multiplication ratio according to the frequency of the high-speed oscillation circuit
- Clock gear:  
The high-speed clock can be divided by 1, 2, 4, 8, or 16 and the clock is used as the system clock (fsys).
- Low-power consumption mode:  
IDLE: Only the CPU is stopped in this mode. Each peripheral circuit can be enabled or disabled in the IDLE mode.  
STOP1: Except some peripheral circuits, all the internal circuits including the internal oscillator are brought to a stop in STOP1 mode.  
The low frequency oscillator can be supplied to RTC, RMC CEC and ISD by the corresponding setting. LTTMR can be worked by enabling of IHOSC2.  
STOP2: This mode halts voltage supply, retaining some peripheral circuits operation. The low frequency clock can be supplied to RTC, RMC, CEC and ISD by the corresponding setting. LTTMR can be worked by enabling of IHOSC2.

### 5.4. Flash Memory (Code FLASH, Data FLASH)

The code flash stores instruction code, and CPU reads instruction code and executes.

The code flash and data flash store data, and even if a power supply is off, data can be kept.

The flash memory has the dual mode that possible to write and erase a data flash while executing instructions on a code flash, and it's also possible to continue executing an application program while writing or erasing data flash.

While saving the data to the data flash, it can continue running the application program on the code flash.

It has protection function which prohibits write or erase by the block Unit and it has the security function which prohibits the reading of the program code by outsiders.



## 5.5. Oscillation Circuit

- External High-speed Oscillator (EHOSC): Connect crystal resonator or ceramic resonator to pins. Use clock source for System clock.
- External Low-speed Oscillator (ELOSC): Connect crystal resonator (32.768 kHz) to pins. Use clock source for Real Time Clock or Power consumption mode.
- Internal High-speed Oscillator 1 (IHOSC1): Oscillation frequency is 10MHz. Use clock source for System clock.
- Internal High-speed Oscillator 2 (IHOSC2): Oscillation frequency is 10MHz. Use clock source for OFD, SIWDT and LTTMR.

The built-in oscillators in TPM4N Group (1) are shown in the following table.

**Table 5.4 Built-in Oscillator**

	M4NR	M4NQ	M4NN
EHOSC	✓	✓	✓
ELOSC	✓	✓	✓
IHOSC1	✓	✓	✓
IHOSC2	✓	✓	✓

Note: ✓: Available, -: N/A

## 5.6. Trimming Circuit (TRM)

The trimming function can adjust frequency of the internal high speed oscillator1 (IHOSC1). The built-in trimming circuit is integrated in TPM4N Group (1) as shown in the following table.

**Table 5.5 Built-in TRM**

	M4NR	M4NQ	M4NN
TRM	✓	✓	✓

Note: ✓: Available, -: N/A

## 5.7. Oscillation Frequency Detector (OFD)

The oscillation frequency detection circuit (OFD) is a function that detects an abnormal state of the clock. It measures the external high speed oscillation ( $f_{EHOSC}$ ) or high speed clock ( $f_c$ ) based on the internal reference clock ( $f_{IHOSC2}$ ). If an oscillation or clock frequency is out of the specified range, a reset signal occurs.

The upper limit and the lower limit of detection frequency ranges can be specified.

**Table 5.6 Built-in OFD**

	M4NR	M4NQ	M4NN
OFD	✓	✓	✓

Note: ✓: Available, -: N/A

## 5.8. Voltage Detection Circuit (LVD)

The LVD is a peripheral function that detects whether a power supply voltage is lower or higher than the preset voltage. When a low voltage or higher voltage than the preset voltage is detected, the LVD generates an interrupt request or reset the MCU.

Setting voltage can be chosen from seven kinds. LVD is set to enable from the Reset state at the Power-on.

**Table 5.7 Built-in LVD**

	M4NR	M4NQ	M4NN
LVD	✓	✓	✓

Note: ✓: Available, -: N/A

## 5.9. Digital Noise Filter Circuit (DNF)

The digital noise filter circuit can eliminate noise of input signals from external interrupt pins at the certain range. The noise of the High level/Low level input of the external interrupt signal INTx is removed. The wide of noise elimination can be selected from among 0.07 to 4.48 μs (fc=200MHz) for each interrupt input pin independently.

TMPM4N Group (1) can have 14 to 28 external interrupt input pins.

**Table 5.8 Number of External Interrupt Pins (Built-in DNF)**

	M4NR	M4NQ	M4NN
External interrupt pins	28	21	14

## 5.10. Debug Interface (DEBUG)

TMPM4N Group (1) contains interface to connect debug tools, which are the Serial Wire Debug Port (SWCLK, SWDIO) and the JTAG Debug Port (TDI, TDO, TMS, TCK, TRST\_N). These are connected with the Debug tool and used for program development. And also it contains the trace clock (TRACECLK) and data output (TRACEDATA0to3) to reduce the Debug Process.

TMPM4N Group (1) supports Serial Wire Debug Port, JTAG Debug Port and Trace outputs.

**Table 5.9 Built-in Debug Interface**

	Port	M4NR	M4NQ	M4NN
TMS/SWDIO	PH4	✓	✓	✓
TCK/SWCLK	PH5	✓	✓	✓
TDO/SWV	PH6	✓	✓	✓
TDI	PH3	✓	✓	✓
TRST_N	PH7	✓	✓	✓
TRACECLK	PG6	✓	✓	✓
TRACEDATA0	PG7	✓	✓	✓
TRACEDATA1	PH0	✓	✓	✓
TRACEDATA2	PH1	✓	✓	✓
TRACEDATA3	PH2	✓	✓	✓

Note: ✓: Available, -: N/A

## 5.11. Non-break Debug Interface (NBDIF)

Connecting debug tools supporting NBD interface can provide RAM monitor function.

**Table 5.10 Built-in NBDIF**

	M4NR	M4NQ	M4NN
NBDSYNC	✓	✓	✓
NBDCLK	✓	✓	✓
NBDDATA0	✓	✓	✓
NBDDATA1	✓	✓	✓
NBDDATA2	✓	✓	✓
NBDDATA3	✓	✓	✓

Note: ✓: Available, -: N/A

## 5.12. Interval Sensor Detection Circuit (ISD)

ISD can generate an interrupt when the value of the sensor input changes (High level, Low level, High to Low transition, and Low to High transition). And the low power consumption mode can be released by the input signal detection interrupt.

**Table 5.11 Built-in ISD**

Unit	M4NR	M4NQ	M4NN
Unit A	✓	✓	✓
Unit B	✓	✓	-
Unit C	✓	-	-

Note: ✓: Available, -: N/A

## 5.13. I<sup>2</sup>S Interface (I2S)

The I2S can transmit and receive audio data. The audio data format can be selected from I2S stereo/LR stereo/PCM monaural, and the sampling frequency is maximum 192kHz for stereo and maximum 384kHz for monaural.

**Table 5.12 Built-in I2S**

Channel	M4NR	M4NQ	M4NN
Channel 0	✓	✓	✓
Channel 1	✓	✓	✓

Note: ✓: Available, -: N/A

## 5.14. FIR Calculation Circuit (FIR)

The FIR calculation circuit (FIR) is a dedicated function for I<sup>2</sup>S Interface (I2S). When the data is written to the data buffer, sum-of-products arithmetic operation are performed with a pre-set filter coefficient. FIR can be operated in cooperation with I2S and MDMAC.

**Table 5.13 Built-in FIR**

Channel	M4NR	M4NQ	M4NN
Channel 0	✓	✓	✓

Note: ✓: Available, -: N/A

## 5.15. DMA Controller

### 5.15.1. Multi-function DMA Controller (MDMAC)

MDMAC transfers data from peripheral function to memory, from memory to peripheral function and between memories. These operations are performed separately from the CPU control. The CPU load can be greatly reduced by using it. The transfer count can be set infinitely by using chain transfer.

TMPM4N Group (1) has one Unit of MDMAC. There are 32 channel requests per Unit. The inputs of channels 0 to 31 pass via the trigger selector (TRGSEL). They can be used as startup factors which are assigned to TSPI, TSSI, UART, FUART, I2C/EI2C, I2S, FIR, T32A, ADC, A-PMD, external trigger input via the trigger selector (TRGSEL).

**Table 5.14 Built-in MDMAC**

Unit	M4NR	M4NQ	M4NN
Unit A	✓	✓	✓

Note: ✓: Available, -: N/A

### 5.15.2. High-speed DMA Controller (HDMAC)

HDMAC transfers data from peripheral function to memory, from memory to peripheral function and between memories. High-speed transfer of up to 4095 counts is possible. These operations are performed separately from the CPU control. The CPU load can be greatly reduced by using it.

TMPM4N Group (1) has two Units of HDMAC. SMIF, TSPI, External trigger pin can be startup factors of HDMAC.

**Table 5.15 Built-in HDMAC**

Unit	M4NR	M4NQ	M4NN
Unit A	✓	✓	✓
Unit B	✓	✓	✓

Note: ✓: Available, -: N/A

## 5.16. External Bus Interface (EBIF)

EBIF (External bus interface) connects external memories, external I/O's, and others.

Two modes (Separate bus mode and Multiplex bus mode) are available and EBIF supports 64 MB access space (16 MB × 4 channels) at maximum. The data bus width can be set to 8 bits or 16 bits per channel.

**Table 5.16 Built-in EBIF**

	M4NR	M4NQ	M4NN
EBIF	✓	✓	✓

Note: ✓: Available, -: N/A

## 5.17. Serial Memory Interface (SMIF)

SMIF is an interface for connecting to devices (SPI Flash memory and others) with serial I/O or multiple I/O communication interface devices . Up to two serial memories can be connected per channel. The access method supports direct access and indirect access. For communication between SMIF and SPI memory, read/write is supported for STR-SPI (Standard SPI compatible), STR-Quad, STR-QPI, STR-Octal, and STR-OPI.

**Table 5.17 Built-in SMIF**

Channel	M4NR	M4NQ	M4NN
Channel 0	✓	✓	✓

Note: ✓: Available, -: N/A

## 5.18. Asynchronous Serial Communication Circuit

### 5.18.1. Asynchronous Serial Communication Circuit (UART)

The UART is asynchronous serial communication function. It can choose the data length of 7, 8 or 9bits, parity existence, and a STOP bit length function. Moreover, selection of the MSB first/LSB first and reversal of data polarity can be performed and Terminal exchanged of TXD/RXD can be performed in a Port setting.

The FIFO buffer supports data communication on 8 stage at transmission; and on 8 stage at reception.

The telecommunication control by CTS/RTS are supported.

**Table 5.18 Built-in UART**

Channel	M4NR	M4NQ	M4NN
Channel 0	✓	✓	✓
Channel 1	✓	✓	✓
Channel 2	✓	✓	✓
Channel 3	✓	✓	-
Channel 4	✓	✓	-
Channel 5	✓	-	-

Note1: ✓: Available, -: N/A

Note2: External pins are not same by product. Please refer to chapter "2. Pin Assignment".

## 5.18.2. Full Universal Asynchronous Receiver Transmitter Circuit (FUART)

FUART is asynchronous serial communication function. It can choose a data length of 5, 6, 7, or 8 bits, parity existence, and a STOP bit length.

The FIFO buffer contains data communication on 32 stage at transmission and on 32 stage at reception. The communication control by CTS/RTS, IrDA 1.0 function, and DMA are supported.

**Table 5.19 Built-in FUART**

Channel	M4NR	M4NQ	M4NN
Channel 0	✓	✓	✓
Channel 1	✓	✓	-

Note1: ✓: Available, -: N/A

Note2: External pins are not same by product. Please refer to chapter "2. Pin Assignment".

## 5.19. Serial Peripheral Interface (TSPI)

The TSPI supports two communication methods and enables serial communication to perform between this device and other devices at high speed. The SPI bus type, which uses a CS (Chip Select) signal at communications, and SIO bus type, which does not use a CS signal at communications can be selected.

The data length can be changed from 7 bits (with a parity bit) to 32 bits (without a parity bit) in the Unit of one bit. There are an 8 stage 16-bit FIFO for reception and transmission, each. The TSPI supports the master and slave communications. In addition, frame mode (frame length (8 to 32 bits)) or sector mode (frame length (8 to 128 bits) consisting of 2 to 4 sectors) can be used.

**Table 5.20 Built-in TSPI**

Channel	M4NR	M4NQ	M4NN
Channel 0	✓	✓	✓
Channel 1	✓	✓	✓
Channel 2	✓	✓	✓
Channel 3	✓	✓	✓
Channel 4	✓	✓	✓
Channel 5	✓	✓	-
Channel 6	✓	✓	-
Channel 7	✓	✓	-
Channel 8	✓	-	-

Note1: ✓: Available, -: N/A

Note2: External pins are not same by product. Please refer to chapter "2. Pin Assignment".

## 5.20. Synchronous Serial Interface (TSSI)

The synchronous serial interface (TSSI) can be used synchronous serial communication independently for the transmitter and the receiver. Transmit and receive (full duplex communication) is also possible by the cooperative operation of the transmitter and receiver. Each of the transmitter and receiver has a 32-bit × 4stages FIFO.

**Table 5.21 Built-in TSSI**

Channel	M4NR	M4NQ	M4NN
Channel 0	✓	✓	✓
Channel 1	✓	-	-

Note1: ✓: Available, -: N/A

Note2: External pins are not same by product. Please refer to chapter "2. Pin Assignment".

## 5.21. I<sup>2</sup>C Interface

The following table shows the list of I2C interfaces.

Use the I2C interface (I2C) and I2C interface version A (EI2C) exclusively.

**Table 5.22 Built-in I2C /EI2C**

Channel	M4NR	M4NQ	M4NN
Channel 0	✓	✓	✓
Channel 1	✓	✓	✓
Channel 2	✓	✓	✓
Channel 3	✓	✓	-
Channel 4	✓	✓	-

Note: ✓: Available, -: N/A

### 5.21.1. I<sup>2</sup>C Interface (I2C)

I2C is two-wire bi-directional serial communications between Master and Slave device. The mode in which two or more masters can exist on the same bus called a multi-master is supported. It supports Standard-mode (Max 100kHz), Fast-mode (Max 400kHz). The slave address supports the 7-bit addressing format.

### 5.21.2. I<sup>2</sup>C Interface Version A (EI2C)

EI2C is two-wire bi-directional serial communications between Master and Slave device. The mode in which two or more masters can exist on the same bus called a multi-master is supported. It supports Standard-mode (Max 100kHz), Fast-mode (Max 400kHz), Fast-mode Plus (Max 1MHz). The slave address supports the 7-bit and 10-bit addressing format.



## 5.22. CAN Controller (CAN)

The CAN is a system that can mutually communicate without a host computer. It conforms to CAN version 2.0 B active and supports the standard and extended format. It has 32 mailbox and maximum transfer rate is 1Mbps.

**Table 5.23 Built-in CAN**

Unit	M4NR	M4NQ	M4NN
Unit A	✓	✓	✓
Unit B	✓	✓	✓

Note: ✓: Available, -: N/A

## 5.23. Universal Serial Bus (USB)

USB can perform serial communication that complies with the Universal Serial Bus Specification Rev 2.0 standard. It also supports OTG functionality and is compliant with the On-The-Go Supplement Rev 2.0 Specification standard. Transfer speed supports Full Speed.

**Table 5.24 Built-in USB**

Unit	M4NR	M4NQ	M4NN
Unit A	✓	✓	✓
Unit B	✓	✓	-

Note: ✓: Available, -: N/A

## 5.24. Ethernet MAC (ETHM)

The Ethernet MAC (ETHM) can transmit and receive data over Ethernet in compliance with the IEEE 802.3-2008 standard.

The Ethernet MAC supports any one or a combination of the following PHY interfaces:

- Media Independent Interface (MII)
- Reduced MII (RMII)

**Table 5.25 Built-in ETHM**

Unit	M4NR	M4NQ	M4NN
Unit A	✓	✓	✓

Note: ✓: Available, -: N/A

## 5.25. Consumer Electronics Control Circuit (CEC)

CEC (Consumer Electronics Control) transfers data compliant with HDMI standard Version 1.3a.

**Table 5.26 Built-in CEC**

Channel	M4NR	M4NQ	M4NN
Channel 0	✓	✓	-

Note: ✓: Available, -: N/A

## 5.26. 8-bit Digital to Analog Converter (DAC)

The DAC is an R-2R type 8-bit digital to analog converter that can output the specified voltage. A buffer amplifier is not incorporated.

**Table 5.27 Built-in DAC**

Channel	M4NR	M4NQ	M4NN
Channel 0	✓	✓	✓
Channel 1	✓	✓	✓

Note: ✓: Available, -: N/A

## 5.27. 12-bit Analog to Digital Converter (ADC)

The ADC is a successive-approximation analog to digital converter. It supports maximum 24 analog inputs. The combination of conversion result register and analog input can be programmed for each AD conversion start factor, and it can be selected the highest startup factor/general purpose startup factor or sampling period. A startup trigger for ADC can be selected from software or peripheral functions (timer/event counter outputs, port inputs).

The monitor function is also available and it can generate an interrupt request when the compare conditions are matched.

**Table 5.28 Built-in ADC**

Unit	M4NR	M4NQ	M4NN
Unit A	✓	✓	✓

Note: ✓: Available, -: N/A

**Table 5.29 Number of Analog Inputs for ADC**

	M4NR	M4NQ	M4NN
Analog inputs pin count	24	24	16

## 5.28. Advanced Programmable Motor Control Circuit (A-PMD)

The Advanced Programmable Motor control circuit (A-PMD) can control motors easily. It incorporates a three-phase pulse modulation circuit and a dead-time circuit, and easily generates waveforms for motor control.

**Table 5.30 Built-in A-PMD**

Channel	M4NR	M4NQ	M4NN
Channel 0	✓	✓	✓

Note: ✓: Available, -: N/A

## 5.29. 32-bit Timer Event Counter (T32A)

The T32A is a timer event counter that can operate as a 32-bit timer or two 16-bit timers. 16-bit timer or 32-bit timer can be selected. In 16-bit timer, the T32A is comprised of timer A and timer B incorporating a 16-bit counter. In 32-bit timer, the T32A operates as timer C incorporating a 32-bit counter.

The T32A has an interval timer, event counter, input capture, 2-phase counter input, PPG output, Synchronous Start, and Trigger start/stop functions.

**Table 5.31 Built-in T32A**

Channel	M4NR	M4NQ	M4NN
Channel 0	✓	✓	✓
Channel 1	✓	✓	✓
Channel 2	✓	✓	✓
Channel 3	✓	✓	✓
Channel 4	✓	✓	✓
Channel 5	✓	✓	✓
Channel 6	✓	✓	✓
Channel 7	✓	✓	✓
Channel 8	✓	✓	✓
Channel 9	✓	✓	✓
Channel 10	✓	✓	✓
Channel 11	✓	✓	✓
Channel 12	✓	✓	✓
Channel 13	✓	✓	✓
Channel 14	✓	✓	✓
Channel 15	✓	✓	✓

Note1: ✓: Available, -: N/A

Note2: External pins are not same by product. Please refer to chapter "2. Pin Assignment".

## 5.30. Long Term Timer (LTTMR)

The long term timer (LTTMR) notifies an interrupt request at a constant period. The period is generated based on the frequency of the internal oscillator 2 (IHOSC2). The interrupt cycle can be generated in the range of 0.1  $\mu$ s to 6553.5  $\mu$ s. The output of LTTMR can be used as the source clock of RMC and CEC.

**Table 5.32 Built-in LTTMR**

Channel	M4NR	M4NQ	M4NN
LTTMR	✓	✓	✓

Note: ✓: Available, -: N/A

## 5.31. Real Time Clock (RTC)

The RTC is a peripheral function that has a second counter, clock function, and leap year calendar function. It also has the alarm function that generates an interrupt request on a specified time and date.

Since the RTC operates on a low speed external oscillation clock, it can operate in low power consumption mode such as IDLE, STOP1 or STOP2 mode. In addition, the MCU can be returned from low power consumption mode by an interrupt request of the RTC.

The RTC easily corrects a gain/loss of the clock caused by an error of low speed oscillation frequency using the clock correction function.

**Table 5.33 Built-in RTC**

	M4NR	M4NQ	M4NN
RTC	✓	✓	✓

Note: ✓: Available, -: N/A

## 5.32. Clock Selective Watchdog Timer (SIWDT)

The SIWDT is a peripheral function that detects an overflow of the binary counter and generates an interrupt request or resets the MCU. This state occurs when a binary counter cannot be cleared within the preset detection time.

The count clock can be selected from three clocks: system clock ( $f_{sys}/4$ ), internal high speed oscillator 1 clock ( $f_{IHOSC1}$ ), or internal high speed oscillator 2 clock ( $f_{IHOSC2}$ ).

It also provides the count-clear window function that can clear the count only for the specified period.

Moreover, change of a register can be forbidden by setting to protected mode (the count-clear function is possible).

**Table 5.34 Built-in SIWDT**

	M4NR	M4NQ	M4NN
SIWDT	✓	✓	✓

Note: ✓: Available, -: N/A

## 5.33. Remote Control Signal Preprocessor (RMC)

The RMC is a peripheral function that receives signals excluding carrier signal from remote control reception signals. The RMC detects a leader signal to receive 72 bits data in a collective manner. Two data formats can be received: synchronous format and fixed-synchronous phase format.

In addition, it contains a digital noise canceller to avoid external noise. The interval of the leader signals can be also measured using the timer event counter.

Since the RMC operates on a low speed clock, it can operate in low power consumption mode, such as IDLE mode, STOP1 mode or STOP2 mode according to the setting. The MCU can also be returned from low power consumption mode by an interrupt request of the RMC.

**Table 5.35 Built-in RMC**

Channel	M4NR	M4NQ	M4NN
Channel0	✓	✓	✓
Channel1	✓	✓	-

Note: ✓: Available, -: N/A

## 5.34. Boundary-scan (BSC)

A boundary-scan supports the on-board Test. The TPM4N Group (1) provides a boundary-scan interface that is compatible with Joint Test Action Group (JTAG) specifications and uses the industry-standard JTAG protocol (IEEE Standard 1149.1 1990 (Includes IEEE Standard 1149.1a 1993)).

**Table 5.36 Built-in BSC**

	M4NR	M4NQ	M4NN
Boundary-scan	✓	✓	-

Note1: ✓: Available, -: N/A


Note2: M4NR and M4NQ are implemented only VFBGA177 and VFBGA145.


## 6. Equivalent Circuit



Basically, the gate symbols written are the same as those used for the standard CMOS logic IC [74HCXX] series. The input protection resistance ranges from several tens of  $\Omega$  to several hundreds of  $\Omega$ . Feedback resistor and Damping resistor are shown with a typical value.

Note: The resistance without the statement of the numerical value in the figure shows input protection resistance.


### 6.1. Port

















## 6.2. USB Pin




## 6.3. Analog Power Pin



## 6.4. Control Pin



## 6.5. Clock Control



## 7. Electrical Characteristics

### 7.1. Absolute Maximum Ratings

Table 7.1 Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Power supply voltage		DVDD3A to DVDD3J	-0.3 to 3.9	V
		AVDD3	-0.3 to 3.9	
Input voltage	PA0 to PA7, PB0 to PB3, PC4 to PC7, PD0 to PD7, PE0 to PE7, PF0, PF1, PF4 to PF7, PG0, PG1, PG4 to PG7, PH0 to PH7, PJ0 to PJ7, PK0 to PK7, PL0 to PL7, PM0 to PM7, PT3 to PT5, PU0, PU2 to PU7, PV0 to PV7, PW0 to PW7, PY0 to PY3, MODE, RESET_N, BOOT_N, BSC	VIN1	-0.3 to DVDD3+0.3 ( $\leq 3.9V$ ) (DVDD3 is generic name for DVDD3A to DVDD3J)	V
	PN0 to PN7, PP0 to PP7, PR0 to PR7, PT0, PT1	VIN2	-0.3 to AVDD3+0.3 ( $\leq 3.9V$ )	
	PF2, PF3, PG2, PG3	VIN3	-0.3 to 5.5	
	PT2	VIN4	-0.3 to 3.9	
Low level output current	PA0 to PA7, PB0 to PB3, PC4 to PC7, PD0 to PD7, PE0 to PE7, PF0, PF1, PF4 to PF7, PG0, PG1, PG4 to PG7, PH0 to PH7, PJ0 to PJ7, PK0 to PK7, PL0 to PL7, PN0 to PN7, PM0 to PM7, PP0 to PP7, PR0 to PR7, PT0 to PT5, PU0, PU2 to PU7, PV0 to PV7, PW0 to PW7, PY4	IOL1	5	mA
	PF2, PF3, PG2, PG3	IOL2	25	
	Total	$\Sigma IOL$	50	
High level output current	PA0 to PA7, PB0 to PB3, PC4 to PC7, PD0 to PD7, PE0 to PE7, PF0 to PF7, PG0 to PG7, PH0 to PH7, PJ0 to PJ7, PK0 to PK7, PL0 to PL7, PN0 to PN7, PM0 to PM7, PP0 to PP7, PR0 to PR7, PT0 to PT5, PU0, PU2 to PU7, PV0 to PV7, PW0 to PW7, PY4	IOH1	-5	mA
	Total	$\Sigma IOH$	-50	
Power consumption (Ta= 85°C)		PD	PD	mW
Soldering temperature		TSOLDER	TSOLDER	°C
Storage temperature		TSTG	TSTG	
Operating temperature	f <sub>sys</sub> ≤ 200MHz	TOPR1	-40 to 85	

Note1: DVDD3 is generic name for DVDD3A, DVDD3B, DVDD3C, DVDD3D, DVDD3E, DVDD3F, DVDD3G, DVDD3H, DVDD3J.

Note2: Absolute maximum ratings are limiting values of operating and environmental conditions which should not be exceeded under the worst possible conditions. The equipment manufacturer should design so that no Absolute maximum rating value is exceeded with respect to current, voltage, power consumption, temperature, etc. Exposure to conditions beyond those listed above may cause permanent damage to the device or affect device reliability, which could increase potential risks of personal injury due to IC blow up and/or burning.

## 7.2. DC Electrical Characteristics (1/2)

DVDD3 = AVDD3 = 2.7V to 3.6V

DVSS = AVSS = 0V

Ta = -40 to 85°C

Parameter		Symbol	Conditions	Min	Typ.	Max	Unit
Power supply voltage	DVDD3A to DVDD3H AVDD3	VDD	f <sub>osc</sub> = 8 to 24MHz f <sub>sys</sub> = 1 to 200MHz f <sub>s</sub> = 30 to 34kHz	2.7	-	3.6	V
Low level Input voltage	PA0 to PA7, PB0 to PB3, PC4 to PC7, PD0 to PD7, PE0 to PE7, PF0, PF1, PF4 to PF7, PG0, PG1, PG4 to PG7, PH0 to PH7, PJ0 to PJ7, PK0 to PK7, PL0 to PL7, PM0 to PM7, PT3 to PT5, PU0, PU2 to PU7, PV0 to PV7, PW0 to PW7, PY0 to PY3, MODE, RESET_N, BOOT_N, BSC	V <sub>IL2</sub>	-	-0.3	-	DVDD3 × 0.25	V
	PN0 to PN7, PP0 to PP7, PR0 to PR7, PT0, PT1	V <sub>IL3</sub>	-			AVDD3 × 0.25	
	PF2, PF3, PG2, PG3, PT2	V <sub>IL4</sub>	-			DVDD3 × 0.3	
High level Input voltage	PA0 to PA7, PB0 to PB3, PC4 to PC7, PD0 to PD7, PE0 to PE7, PF0, PF1, PF4 to PF7, PG0, PG1, PG4 to PG7, PH0 to PH7, PJ0 to PJ7, PK0 to PK7, PL0 to PL7, PM0 to PM7, PT3 to PT5, PU0, PU2 to PU7, PV0 to PV7, PW0 to PW7, PY0 to PY3, MODE, RESET_N, BOOT_N, BSC	V <sub>IH2</sub>	-	DVDD3 × 0.75	-	DVDD3 + 0.3	V
	PN0 to PN7, PP0 to PP7, PR0 to PR7, PT0, PT1	V <sub>IH3</sub>	-			AVDD3 + 0.3	
	PF2, PF3, PG2, PG3, PT2	V <sub>IH4</sub>	-			DVDD3 + 0.3	

DVDD3 = AVDD3 = 2.7V to 3.6V

DVSS = AVSS = 0V

Ta = -40 to 85°C

Parameter		Symbol	Conditions	Min	Typ.	Max	Unit
Low level output voltage	PA0 to PA7, PB0 to PB3, PC4 to PC7, PD0 to PD7, PE0 to PE7, PF0, PF1, PF4 to PF7, PG0, PG1, PG6, PG7, PH0 to PH7, PJ0 to PJ7, PK0 to PK7, PL0 to PL7, PM0 to PM7, PN0 to PN7, PP0 to PP7, PR0 to PR7, PT0 to PT2, PT4, PU0, PU2 to PU7, PV0 to PV7, PW0 to PW7, PY4	V <sub>OL1</sub>	DVDD3 = AVDD3 = 2.7V I <sub>OL</sub> = 1.6mA	-	-	0.4	V
	PG4, PG5, PT3, PT5	V <sub>OL2</sub>	DVDD3 = 2.7V I <sub>OL</sub> = 8mA	-	-	0.4	
	PF2, PF3, PG2, PG3	V <sub>OL3</sub>	DVDD3 = 2.7V I <sub>OL</sub> = 12mA	-	-	1.0	
High level output voltage	PA0 to PA7, PB0 to PB3, PC4 to PC7, PD0 to PD7, PE0 to PE7, PF0, PF1, PF4 to PF7, PG0, PG1, PG6, PG7, PH0 to PH7, PJ0 to PJ7, PK0 to PK7, PL0 to PL7, PM0 to PM7, PN0 to PN7, PP0 to PP7, PR0 to PR7, PT0 to PT2, PT4, PU0, PU2 to PU7, PV0 to PV7, PW0 to PW7, PY4	V <sub>OH1</sub>	DVDD3 = AVDD3 = 2.7V I <sub>OH</sub> = -1.6mA	DVDD3 - 0.4 AVDD3 - 0.4	-	-	V
	PG4, PG5, PT3, PT5	V <sub>OH2</sub>	DVDD3 = 2.7V I <sub>OH</sub> = -8mA	DVDD3 - 0.4	-	-	
	PF2, PF3, PG2, PG3	V <sub>OH3</sub>	DVDD3 = 2.7V I <sub>OH</sub> = -1.0mA	DVDD3 - 0.4	-	-	

Note1: DVDD3 is generic name for DVDD3A, DVDD3B, DVDD3C, DVDD3D, DVDD3E, DVDD3F, DVDD3G, DVDD3H, DVDD3J.

Note2: Typ. value is in Ta = 25 °C, DVDD3 = AVDD3 = 3.3V, unless otherwise noted.

Note3: Apply same voltage to DVDD3 and AVDD3.



DVDD3 = AVDD3 = 2.7V to 3.6V

DVSS = AVSS = 0V

Ta = -40 to 85°C

Parameter		Symbol	Conditions	Min	Typ.	Max	Unit
Input leak current		$I_{LI}$	$0V \leq V_{IN} \leq DVDD3$ $0V \leq V_{IN} \leq AVDD3$	-	0.05	$\pm 5$	$\mu A$
Output leak current		$I_{LO}$	$0.2 \leq V_{IN} \leq DVDD3 - 0.2$ $0.2 \leq V_{IN} \leq AVDD3 - 0.2$	-	0.05	$\pm 10$	
Schmitt trigger Input width		$V_{TH}$		-	0.8	-	V
Reset pull-up resistor		$R_{RST}$		25	45	100	k $\Omega$
Programmable pull-up/pull-down resistor	Other than the following	$P_{KH}$	Pull-up	25	45	100	k $\Omega$
			Pull-down	25	55	100	
	5V tolerant	$P_{KH5}$	Pull-up	40	70	150	
			Pull-down	40	70	150	
	3V tolerant	$P_{KH3}$	Pull-up	30	47	200	
			Pull-down	30	47	200	
Pin capacity (except power supply pin)		$C_{IO}$	$f_c = 1MHz$	-	-	10	pF
Low level output current	Per pin PA0 to PA7, PB0 to PB3, PC4 to PC7, PD0 to PD7, PE0 to PE7, PF0, PF1, PF4 to PF7 PG0, PG1, PG6, PG7, PH0 to PH7, PJ0 to PJ7, PK0 to PK7, PL0 to PL7, PM0 to PM7, PN0 to PN7, PP0 to PP7, PR0 to PR7, PT0 to PT2, PT4, PU0, PU2 to PU7, PV0 to PV7, PW0 to PW7, PY4	$I_{OL1}$	DVDD3 = 3V AVDD3 = 3V	-	-	1.6	mA
	Per pin PG4, PG5, PT3, PT5	$I_{OL2}$	DVDD3 = 3V	-	-	8	
	Per pin PF2, PF3, PG2, PG3	$I_{OL3}$	DVDD3 = 3V	-	-	12	
	Total of PA0 to PA7, PB0 to PB3, PT3, PY4	$\Sigma I_{OL1}$	DVDD3 = 3V	-	-	35	
	Total of PD0 to PD7, PE0 to PE7, PJ4 to PJ7, PU0, PU2 to PU7	$\Sigma I_{OL2}$	DVDD3 = 3V	-	-	35	
	Total of PC4 to PC7, PF0 to PF7, PJ0 to PJ3, PL6, PL7, PT2	$\Sigma I_{OL3}$	DVDD3 = 3V	-	-	35	
	Total of PG4 to PG7, PH0 to PH7, PM4 to PM7, PV4 to PV7, PW0 to PW3, PT5	$\Sigma I_{OL4}$	DVDD3 = 3V	-	-	35	
	Total of PG0 to PG3, PK0 to PK7, PL0 to PL5, PM0 to PM3, PV0 to PV3, PW4 to PW7, PT4	$\Sigma I_{OL5}$	DVDD3 = 3V	-	-	35	
Total of PN0 to PN7, PP0 to PP7, PR0 to PR7, PT0, PT1	$\Sigma I_{OL6}$	AVDD3 = 3V	-	-	35		

High level output current	per Pin PA0 to PA7, PB0 to PB3, PC4 to PC7, PD0 to PD7, PE0 to PE7, PF0, PF1, PF4 to PF7, PG0, PG1, PG6, PG7 PH0 to PH7, PJ0 to PJ7, PK0 to PK7, PL0 to PL7, PM0 to PM7, PN0 to PN7, PP0 to PP7, PR0 to PR7, PT0 to PT2, PT4, PU0, PU2 to PU7, PV0 to PV7, PW0 to PW7, PY4	$I_{OH1}$	DVDD3 = 3V AVDD3 = 3V	-2.0	-	-	mA
	per Pin PG4, PG5, PT3, PT5	$I_{OH2}$	DVDD3 = 3V	-8	-	-	
	per Pin PF2, PF3, PG2, PG3	$I_{OH3}$	DVDD3 = 3V	-1.0	-	-	
	Total of PA0 to PA7, PB0 to PB3, PT3, PY4	$\Sigma I_{OH1}$	DVDD3 = 3V	-35	-	-	
	Total of PD0 to PD7, PE0 to PE7, PJ4 to PJ7, PU0, PU2 to PU7	$\Sigma I_{OH2}$	DVDD3 = 3V	-35	-	-	
	Total of PC4 to PC7, PF0 to PF7, PJ0 to PJ3, PL6, PL7, PT2	$\Sigma I_{OH3}$	DVDD3 = 3V	-35	-	-	
	Total of PG4 to PG7, PH0 to PH7, PM4 to PM7, PV4 to PV7, PW0 to PW3, PT5	$\Sigma I_{OH4}$	DVDD3 = 3V	-35	-	-	
	Total of PG0 to PG3, PK0 to PK7, PL0 to PL5, PM0 to PM3, PV0 to PV3, PW4 to PW7, PT4	$\Sigma I_{OH5}$	DVDD3 = 3V	-35	-	-	
Total of PN0 to PN7, PP0 to PP7, PR0 to PR7, PT0, PT1	$\Sigma I_{OH6}$	AVDD3 = 3V	-35	-	-		

Note1: DVDD3 is generic name for DVDD3A, DVDD3B, DVDD3C, DVDD3D, DVDD3E, DVDD3F, DVDD3G, DVDD3H, DVDD3J.

Note2: Typ. value is in  $T_a = 25\text{ }^\circ\text{C}$ , DVDD3 = AVDD3 = 3.3V, unless otherwise noted.

Note3: Apply same voltage to DVDD3 and AVDD3.

## 7.3. DC Electrical Characteristics (2/2) (Current Consumption)

Ta= -40 to 85°C

Parameter	Symbol	Conditions				Min	Typ.	Max	Unit	
		Supply voltage	High-speed oscillator	Low-speed oscillator	Operating condition					
Normal	IDD	DVDD3 = AVDD3 = 3.6V	Refer to the "Table 7.2" and "Table 7.3" for measuring condition.			-	40	120	mA	
			Oscillation	Stop	CPU only	-	25	90		
IDLE			Refer to "Table 7.2" and "Table 7.3" for measuring condition.			-	8	75		
STOP1			Stop	Oscillation	Refer to "Table 7.2" and "Table 7.3" measuring condition.		-	2	70	μA
STOP2				Stop			-	7	160	
					-	6	160			

Note1: DVDD3 is generic name for DVDD3A, DVDD3B, DVDD3C, DVDD3D, DVDD3E, DVDD3F, DVDD3G, DVDD3H

Note2: Typ. value is in Ta=25 °C, DVDD3=AVDD3=3.3V, unless otherwise noted.

Note3: Apply same voltage to DVDD3 and AVDD3.

Note4: Input pin is fixed level, Output pin is open.

**Table 7.2 IDD Measurement Condition (Pin Setting, Oscillation Circuit)**

Parameter		NORMAL	IDLE	STOP1	STOP2	
				ELOSC oscillation		ELOSC stop
Pin setting	DVDD3 = AVDD3	3.3V (Typ.), 3.6V (max)				
	X1 and X2 pins	Oscillator connected (10MHz)				
	XT1 and XT2 pins	Oscillator connected (32.768kHz)				
	Input pins	Fixed				
	Output pins	Open				
Operating condition (Oscillation circuit)	System clock (fsys)	High-speed: 200MHz Middle-speed: 100MHz	Stop			
	External high-speed oscillator (EHOSC)	Oscillation	Stop			
	Internal high-speed oscillator 1 (IHOSC1)	Stop				
	PLL	run (20 times)	Stop			
	External low-speed oscillator (ELOSC)	Oscillation				Stop

**Table 7.3 IDD Measurement Condition (CPU, Peripherals)**

Circuit	Number of built-in circuits	NORMAL	IDLE	STOP1	STOP2	
				ELOSC oscillation	ELOSC oscillation RTC, RMC run	ELOSC stop
CPU	1	Run (Dhrystone Ver.2.1)		Stop		
HDMAC	2	Unit A (Software startup of ch1, memory to memory transmission)		Stop		
		Unit B (Software startup of ch0, memory to peripheral (EBIF) transmission)				
MDMAC	1	Unit A (Software startup, memory to memory transmission)		Stop		
ADC	1	Run (1.15μs, repeated conversion)		Stop		
DAC	2	Run		Stop		
EBIF	1	Run (Asynchronous separate mode, Internal 4 wait access)		Stop		
T32A	14	All Ch: Run		Stop		
A-PMD	1	Run		Stop		
A-ENC	1	Run		Stop		
RTC	1	Run		Run	Stop	
SIWDT	1	Run		Stop		
UART	6	Data transmission (5Mbps)		Stop		
FUART	2	Data transmission (2.5Mbps)		Stop		
I2C/EI2C	5	Run only clock (fprsc = 5MHz)		Stop		
TSPI	9	Transfer clock ch0 to ch3: 25MHz ch4 to ch8: 10MHz		Stop		
TSSI	2	Data transmission (10MHz)		Stop		
I2S	2	Data transmission (12.288MHz)		Stop		
ETHM	1	Run		Stop		
USB	2	Run		Stop		
SMIF	1	Run		Stop		
ISD	3	Run		Run	Stop	
LTTMR	1	Run		Stop		
CEC	1	Run, transfer	Stop (Supply only clock)	Stop		
RMC	2	Run		Run	Stop	
LVD	1	Stop		Stop		
OFD	1	Run (OFD reset output disable)		Stop		
PORT	-	Stop		Stop		

f<sub>sysm</sub> = 100MHz  
 T<sub>a</sub> = -40 to 85°C

Parameter	Symbol	Conditions	Min	Typ.	Max	Unit
Current consumption (ADC and DAC run)	I <sub>AVDD</sub>	AVDD3 = 3.3V	-	1.0	2.0	mA

## 7.4. 12-bit AD Converter Characteristics

DVDD3 = AVDD3 = 2.7V to 3.6V  
 DVSS = AVSS = 0V  
 Ta = -40 to 85°C

Parameter	Symbol	Conditions	Min	Typ.	Max	Unit
Analog reference voltage (+)	VREFH (AVDD3)	-	-	AVDD3	-	V
Analog input voltage	VAIN	-	AVSS (VREFL)	-	AVDD3 (VREFH)	V
Integral nonlinearity error (INL)	-	2.7V ≤ AVDD3 ≤ 3.6V AIN load resistor ≤ 600Ω AIN load capacity ≥ 0.1μF Conversion time ≥ 1.0μs	-6	-	+6	LSB
Differential nonlinearity error (DNL)			-5	-	+5	
Zero-scale error			-6	-	+6	
Full-scale error			-6	-	+6	
Total errors			-7	-	+7	
Stable time	t <sub>sta</sub>	Time after [ADAMOD0] < DA CON > = 1	3	-	-	μs
Conversion time	t <sub>conv</sub>	2.7V ≤ AVDD3 ≤ 3.6V	1.0	-	5.0	μs

## 7.5. 8-bit DA Converter Characteristics

DVDD3 = AVDD3 = 2.7V to 3.6V  
 DVSS = AVSS = 0V  
 Ta = -40 to 85°C

Parameter	Symbol	Conditions	Min	Typ.	Max	Unit
Analog reference voltage (+)	VREFH (AVDD3)	-	-	AVDD3	-	V
Integral nonlinearity error (INL)	-	2.7V ≤ AVDD3 ≤ 3.6V Rload = 10MΩ	-2	-	+2	LSB
Differential nonlinearity error (DNL)			-1	-	+1	
Total errors			-2	-	+2	
Stable time	t <sub>sta</sub>	Cload = 20pF	4.5	-	-	μs

Note1: DVDD3 is generic name for DVDD3A, DVDD3B, DVDD3C, DVDD3D, DVDD3E, DVDD3F, DVDD3G, DVDD3H, DVDD3J.

Note2: Typ. value is in Ta = 25°C, DVDD3 = AVDD3 = 3.3V, unless otherwise noted.

Note3: 1 LSB = (AVDD3 (VREFH) - AVSS (VREFL)) / 256 [V]

Note4: This is the characteristic in case only DA converter is operating.

## 7.6. Characteristics of Internal Processing at RESET

DVSS = AVSS = 0V  
 Ta = -40 to 85°C

Parameter	Symbol	Conditions	Min	Typ.	Max	Unit
Internal initialization time	t <sub>IINIT</sub>	Power-on	-	-	1.0	ms
Internal processing time for Reset	t <sub>IRST</sub>	STOP2 mode is released by reset with RESET_N.	-	-	0.8	
		STOP2 mode is released by interrupt	-	-	0.5	
		Reset operation except releasing STOP2 mode	0.15	-	0.8	
Waiting time till CPU running (Note)	t <sub>CPUWT</sub>	Power-on Reset operation by LVD in STOP1 or STOP2 mode Reset operation by RESET_N pin in STOP1 or STOP2 mode	10	-	20	μs
		Reset operation by LVD in NORMAL or IDLE mode Reset operation by RESET_N pin in NORMAL or IDLE mode Reset operation by WDT, OFD, LOCKUP, or SYSRESET in NORMAL or IDLE mode	150	-	165	
Power gradient	V <sub>PON</sub>	Rising slope	1.33	-	100	mV/μs
	V <sub>POFF</sub>	Falling slope	-	-	5	

Note: Except reset operation by WDT, OFD, LOCKUP, or SYSRESET, when reset factor continues, t<sub>CPUWT</sub> (Waiting time till CPU running) starts measuring elapse time after releasing this factor.

## 7.7. Characteristics of Power on Reset

DVSS = AVSS = 0V  
 Ta = -40 to 85°C

Parameter	Symbol	Conditions	Min	Typ.	Max	Unit
Detection voltage	V <sub>PREL</sub>	Power-up	2.22	2.33	2.44	V
	V <sub>PRED</sub>	Power-down	2.17	2.28	2.39	
Detection pulse width	T <sub>PDET</sub>	-	30	-	-	μs

## 7.8. Characteristics of PORF

DVSS = AVSS = 0V  
 Ta = -40 to 85°C

Parameter	Symbol	Conditions	Min	Typ.	Max	Unit
Detection voltage	V <sub>PORFL</sub>	Power-up	2.55	2.61	2.67	V
	V <sub>PORFD</sub>	Power-down	2.50	2.56	2.62	
Detection pulse width	T <sub>PDET</sub>	-	50	-	-	μs

## 7.9. Characteristics of Voltage Detection Circuit

DVDD3 = AVDD3 = 2.7V to 3.6V

DVSS = AVSS = 0V

Ta = -40 to 85°C

Parameter	Symbol	Conditions	Min	Typ.	Max	Unit
Detection voltage	V <sub>LVL0</sub>	Power-up (releasing)	2.58	2.64	2.70	V
		Power-down (detecting)	2.53	2.59	2.65	
	V <sub>LVL1</sub>	Power-up (releasing)	2.63	2.69	2.75	V
		Power-down (detecting)	2.58	2.64	2.70	
	V <sub>LVL2</sub>	Power-up (releasing)	2.69	2.75	2.81	V
		Power-down (detecting)	2.64	2.7	2.76	
	V <sub>LVL3</sub>	Power-up (releasing)	2.79	2.85	2.91	V
		Power-down (detecting)	2.74	2.8	2.86	
	V <sub>LVL4</sub>	Power-up (releasing)	2.89	2.95	3.01	V
		Power-down (detecting)	2.84	2.9	2.96	
	V <sub>LVL5</sub>	Power-up (releasing)	2.99	3.05	3.11	V
		Power-down (detecting)	2.94	3.0	3.06	
	V <sub>LVL6</sub>	Power-up (releasing)	3.09	3.15	3.21	V
		Power-down (detecting)	3.04	3.1	3.16	
Detection response time	t <sub>VDDT1</sub>	Power-down	-	-	200	μs
Detection release time	t <sub>VDDT2</sub>	Power-up	-	-	250	
Setup time	t <sub>LVDEN</sub>	-	-	-	100	
Detection minimum pulse width	t <sub>LVDPW</sub>	-	200	-	-	

## 7.10. AC Electrical Characteristics

### 7.10.1. Serial Peripheral Interface (TSPI)

#### 7.10.1.1. Conditions

The conditions for AC characteristics are as follows:

- DVDD3=AVDD3=2.7V to 3.6V
- Ta = -40 to 85°C (f<sub>sys</sub> ≤ 200MHz)
- Output level: High = 0.8 × DVDD3, Low = 0.2 × DVDD3
- Input level: High = 0.75 × DVDD3, Low = 0.25 × DVDD3
- Load capacity: CL = 30pF

Note: DVDD3 is generic name for DVDD3A, DVDD3B, DVDD3C, DVDD3D, DVDD3E, DVDD3F, DVDD3G, DVDD3H, DVDD3J.



## 7.10.1.2. AC Electrical Characteristics

"T" indicates an operation clock cycle of the TSPI. This operation clock has the same cycle of the system clock (fsys). This cycle depends on the clock gear setting.

The number of cycles can be 1 to 16. It is specified with TSPIxSCK. The value of k1 is specified with  $[TSPIxFMTR0]<CSSCKDL[3:0]>$ ; the value of k2 is specified with  $[TSPIxFMTR0]<SCKCSDL[3:0]>$ . These values are 1 to 16.

(1) Master mode

k1 = k2 = 1

Parameter	Symbol	Equation		fsysh = 100MHz (Note2)		fsys = 80MHz (Note3)		Unit
				ch0 to 3		ch4 to 8		
		Min	Max	Min	Max	Min	Max	
TSPIxSCK output frequency (Note1)	fcyc	-	ch0 to 3: 25	-	25	-	-	MHz
			ch4 to 8: 10	-	-	-	10	
TSPIxSCK output cycle	tcyc	-	-	40	-	100	-	
TSPIxSCK low level output pulse width	tWL	ch0 to 3: (tcyc / 2) - 11	-	9	-	-	-	
		ch4 to 8: (tcyc / 2) - 12		-	-	38	-	
TSPIxSCK high level output pulse width	tWH	ch0 to 3: (tcyc / 2)-11	-	9	-	-	-	
		ch4 to 8: (tcyc / 2)-12		-	-	38	-	
TSPIxCSn output ← TSPIxSCK rise/fall time	tCSUM	ch0 to 2: (tcyc × k1) - 15	ch0 to 3: (tcyc × k1) + 15	25	55	-	-	ns
		ch3: (tcyc × k1) - 18		22	55			
		ch4 to 8: (tcyc × k1) - 15	ch4 to 8: (tcyc × k1) + 13	-	-	85	113	
TSPIxSCK rise/fall → TSPIxCSn hold time	tCHD	ch0 to 3: (tcyc × (k2 + 0.5)) - 15	-	45	-	-	-	
		ch4 to 8: (tcyc × (k2 + 0.5)) - 15		-	-	135	-	
TSPIxRXD Input ← TSPIxSCK rise/fall time	tDSU	ch0 to 3: 23 - Ndly × T	-	3	-	-	-	
		ch4 to 8: 30 - Ndly × T		-	-	5	-	
TSPIxSCK rise/fall → TSPIxRXD hold time	tDHD	Ndly × T (Note4)	-	20	-	25	-	
TSPIxSCK rise/fall → TSPIxTXD hold time	tODLY1	ch0 to 3: -7	-	-7	-	-	-	
		ch4 to 8: -10		-	-	-10	-	
TSPIxSCK rise/fall → TSPIxTXD delay time	tODLY2	-	ch0 to 3: 7	-	7	-	-	
			ch4 to 8: 13	-	-	-	13	
TSPIxCSIN fall → TSPIxTXD delay time	tODLY3	ch0 to 3: (tcyc × (k1 - 0.5)) - 20	(tcyc × (k1 - 0.5)) + 9	0	29	-	-	
		ch4 to 8: (tcyc × (k1 - 0.5)) - 50		-	-	0	59	

Note1: The output frequency is determined by the setting value of  $[TSPIxBR]<BRCK><BRS>$ . Please set the output frequency within the range not exceeding the Max value of the Equation.

Note2: Although the maximum frequency of fsysh is 200MHz, it is described as an example of fsysh = 100MHz so as to show of outputting the maximum frequency (25 MHz) of TSPIxSCK

Note3: ch4 and ch5 is shown fsysh (up to 200MHz), and ch6 to ch8 is shown fsysm (up to 100MHz).

Note4: Ndly has a value of  $[TSPIxCR2]<RXDLY[2:0]> + 1$ . In this example, Ndly = 2.

(2) Slave mode

Parameter	Symbol	Equation		fsysh = 100MHz		fsys = 80MHz (Note)		Unit
				ch0 to 3		ch4 to 8		
		Min	Max	Min	Max	Min	Max	
TSPIxSCK Input frequency	f <sub>CYC</sub>	-	ch0 to 3: 20	-	20	-	-	MHz
			ch4 to 8: 10	-	-	-	10	
TSPIxSCK Input cycle	t <sub>CYC</sub>	1/f <sub>CYC</sub>	-	50	-	100	-	ns
TSPIxSCK low level Input pulse width	t <sub>WL</sub>	ch0 to 3: 15	-	15	-	-	-	
		ch4 to 8: 40		-	-	40	-	
TSPIxSCK High level Input pulse width	t <sub>WH</sub>	ch0 to 3: 15	-	15	-	-	-	
		ch4 to 8: 40		-	-	40	-	
TSPIxCSIN Input ← TSPIxSCK rise/fall time	t <sub>CSU1</sub>	ch0 to 3: 40	-	40	-	-	-	
		ch4 to 8: 90		-	-	90	-	
TSPIxCSIN Input ← TSPIxSCK rise/fall time	t <sub>CSU2</sub>	ch0 to 3: 40	-	40	-	-	-	
		ch4 to 8: 90		-	-	90	-	
TSPIxSCK rise/fall → TSPIxCSIN hold time	t <sub>CHD</sub>	ch0 to 3: 40	-	40	-	-	-	
		ch4 to 8: 90		-	-	90	-	
TSPIxRXD Input ← TSPIxSCK rise/fall time	t <sub>DSU</sub>	ch0 to 3: 3	-	3	-	-	-	
		ch4 to 8: 16		-	-	16	-	
TSPIxSCK rise/fall → TSPIxRXD hold time	t <sub>DHD</sub>	ch0 to 3: 8	-	8	-	-	-	
		ch4 to 8: 6		-	-	6	-	
TSPIxSCK rise/fall → TSPIxTXD hold time	t <sub>ODLY1</sub>	2	-	2	-	2	-	
TSPIxSCK rise/fall → TSPIxTXD delay time	t <sub>ODLY2</sub>	-	ch0 to 3: 25	-	25	-	-	
		-	ch4 to 8: 35	-	-	-	35	
TSPIxCSIN fall → TSPIxTXD delay time	t <sub>ODLY3</sub>	-	ch0 to 3: 25	-	25	-	-	
		-	ch4 to 8: 38	-	-	-	38	
TSPIxCSIN high level input pulse width (1st)	t <sub>WDIS</sub>	T × 5 + 10	-	60	-	73	-	
TSPIxCSIN high level input pulse width (2nd)	t <sub>WDIS</sub>	T × 2 + 10	-	30	-	35	-	

Note: ch4 and ch5 is shown fsysh (up to 200MHz), and ch6 to ch8 is shown fsysm (up to 100MHz).

(a) 1st clock edge sampling (Master)




Figure 7.1 1st Clock Edge Sampling (Master)

(b) 2nd clock edge sampling (Master)




Figure 7.2 2nd Clock Edge Sampling (Master)

(c) 1st clock edge sampling (slave)




Figure 7.3 1st Clock Edge Sampling (Slave)

(d) 2nd clock edge sampling (slave)




Figure 7.4 2nd Clock Edge Sampling (Slave)

## 7.10.2. I<sup>2</sup>C Interface (I2C)

### 7.10.2.1. Conditions

The conditions for AC characteristics are as follows:

- DVDD3 = AVDD3 = 2.7V to 3.6V
- Ta = -40 to 85°C
- Output level: Low = 0.4V
- Input level: High = 0.7 × DVDD3, Low = 0.3 × DVDD3
- Load capacity: CL = 30pF
- External pull-up resistor: R<sub>p</sub> = 2.2 kΩ

Note: DVDD3 is generic name for DVDD3A, DVDD3B, DVDD3C, DVDD3D, DVDD3E, DVDD3F, DVDD3G, DVDD3H, DVDD3J.

### 7.10.2.2. AC Electrical Characteristics

Parameter	Symbol	Standard-mode		Fast-mode		Unit
		Min	Max	Min	Max	
SCL clock frequency	f <sub>SCL</sub>	0	100	0	400	kHz
Start condition hold time	t <sub>HD;STA</sub>	4.0	-	0.6	-	μs
SCL clock low width (Input) (Note1)	t <sub>LOW</sub>	4.7	-	1.3	-	
SCL clock high width (Input) (Note1)	t <sub>HIGH</sub>	4.0	-	0.6	-	
Re-start condition setup time (Note3)	t <sub>SU;STA</sub>	4.7	-	0.6	-	
Data hold time (Input) (Note2)	t <sub>HD;DAT</sub>	0	-	0	-	
Data setup time	t <sub>SU;DAT</sub>	250	-	100	-	ns
Stop condition setup time	t <sub>SU;STO</sub>	4.0	-	0.6	-	μs
Bus free time between stop condition and start condition (Note3)	t <sub>BUF</sub>	4.7	-	1.3	-	

Note1: On I<sup>2</sup>C bus standard, the maximum speed of Standard mode/Fast mode is 100 kHz/400 kHz respectively. For the setting of the internal SCL clock frequency, refer to the calculation formula in Chapter 3.3.2 of the reference manual "I<sup>2</sup>C Interface".

Note2: On I<sup>2</sup>C bus standard, it is described that a data internal hold time should be set at least 300 ns to avoid unstable condition on the falling of the SCL when the SDA is input; however, this precaution is not supported in this MCU. Also, the edge slope control function for the SCL is not available. Therefore, when the customer designs the MCU, make sure to follow the data hold time (input) in the table above. Note that tr/tf on the SCL/SDA should be included in the data hold time.

Note3: Depends on software.




Figure 7.5 AC Timing of I<sup>2</sup>C Interface

## 7.10.3. I<sup>2</sup>C Interface Version A (EI2C-A)

### 7.10.3.1. Conditions

The conditions for AC characteristics are as follows:

- DVDD3 = AVDD3 = 2.7V to 3.6V
- Ta = -40 to 85°C
- Output level: Low = 0.4V
- Input level: High = 0.7 × DVDD3, Low = 0.3 × DVDD3
- Load capacity: CL = 30pF
- External pull-up resistor: R<sub>p</sub> = 2.2 kΩ

Note: DVDD3 is generic name for DVDD3A, DVDD3B, DVDD3C, DVDD3D, DVDD3E, DVDD3F, DVDD3G, DVDD3H, DVDD3J.

### 7.10.3.2. AC Electrical Characteristic

Parameter	Symbol	Standard-mode		Fast-mode		Fast-mode Plus (only ch0, 1)		Unit
		Min	Max	Min	Max	Min	Max	
SCL clock frequency	f <sub>SCL</sub>	0	100	0	400	0	1000	kHz
Start condition hold time	t <sub>HD;STA</sub>	4.0	-	0.6	-	0.26	-	μs
SCL clock low width (Input) (Note1)	t <sub>LOW</sub>	4.7	-	1.3	-	0.5	-	
SCL clock high width (Input) (Note1)	t <sub>HIGH</sub>	4.0	-	0.6	-	0.26	-	
Re-start condition setup time (Note3)	t <sub>SU;STA</sub>	4.7	-	0.6	-	0.26	-	
Data hold time (Input) (Note2)	t <sub>HD;DAT</sub>	0	-	0	-	0	-	
Data setup time	t <sub>SU;DAT</sub>	250	-	100	-	50	-	ns
Stop condition setup time	t <sub>SU;STO</sub>	4.0	-	0.6	-	0.26	-	μs
Bus free time between stop condition and start condition (Note3)	t <sub>BUF</sub>	4.7	-	1.3	-	0.5	-	

Note1: On I<sup>2</sup>C bus standard, the maximum speed of Standard mode/Fast mode/Fast mode Plus is 100 kHz/400 kHz/1 MHz, respectively. For the setting of the internal SCL clock frequency, refer to the calculation formula in Chapter 3.3.1 of the reference manual "I<sup>2</sup>C Interface Version A".

Note2: On I<sup>2</sup>C bus standard, it is described that a data internal hold time should be set at least 300 ns to avoid unstable condition on the falling of the SCL when the SDA is input; however, this precaution is not supported in this MCU. Also, the edge slope control function for the SCL is not available. Therefore, when the customer designs the MCU, make sure to follow the data hold time (input) in the table above. Note that tr/tf on the SCL/SDA should be included in the data hold time.

Note3: Depends on software.




Figure 7.6 AC Timing of I<sup>2</sup>C Interface Version A



## 7.10.4. 32-bit Timer Event Counter (T32A)

This section describes AC characteristics of T32AxINA0/A1, T32AxINB0/B1, and T32AxINC0/C1.

### 7.10.4.1. Conditions

The conditions for AC characteristics are as follows:

- DVDD3 = AVDD3 = 2.7V to 3.6V
- Ta = -40 to 85°C
- Input level: High = 0.75 × DVDD3, Low = 0.25 × DVDD3
- Load capacity: CL = 30pF

Note: DVDD3 is generic name for DVDD3A, DVDD3B, DVDD3C, DVDD3D, DVDD3E, DVDD3F, DVDD3G, DVDD3H, DVDD3J.

### 7.10.4.2. AC Characteristics

"T" in the table below indicates the operation clock cycle of the T32A. The operation clock of the T32A is the same cycle as the  $\Phi T0m$  clock. This cycle depends on the prescaler clock setting.

(1) Operation other than the pulse count


Parameter	Symbol	Equation		$\Phi T0m=100MHz$		Unit
		Min	Max	Min	Max	
Low level pulse width	t <sub>CKL</sub>	2T + 20	-	40	-	ns
High level pulse width	t <sub>CKH</sub>	2T + 20	-	40	-	

(2) At the pulse count

Parameter	Symbol	Equation		$\Phi T0m = 100MHz$		Unit
		Min	Max	Min	Max	
Pulse cycle	t <sub>DCYC</sub>	1000	-	1000	-	ns
Low level pulse width	t <sub>PWL</sub>	500	-	500	-	
High level pulse width	t <sub>PWH</sub>	500	-	500	-	
Input setup	t <sub>ABS</sub>	(NF+1) × T + 20	-	30	-	
Input hold	t <sub>ABH</sub>	(NF+1) × T + 20	-	30	-	

NF value depends on the  $[T32AxPLSCR]\langle NF[1:0]\rangle$  setting as following.

$[T32AxPLSCR]\langle NF[1:0]\rangle$	NF Value of Formula
00	0
01	2
10	4
11	8



**Figure 7.7** Count Pulse Input

## 7.10.5. External Bus Interface (EBIF)

### 7.10.5.1. Conditions

The conditions for AC characteristics are as follows:

- DVDD3 = AVDD3 = 2.7V to 3.6V
- Ta = -40 to 85°C (fsys ≤ 200MHz)
- Output level: High = 0.8×DVDD3, Low = 0.2×DVDD3
- Input level: High = 0.75×DVDD3, Low = 0.25×DVDD3
- Load capacity: CL = 30pF

Note: DVDD3 is generic name for DVDD3A, DVDD3B, DVDD3C, DVDD3D, DVDD3E, DVDD3F, DVDD3G, DVDD3H, DVDD3J.

### 7.10.5.2. Variable Condition


- RWS: Number of setup cycle insertion before RD, WR asserted.: RWS = 0, 1, 2, 4
- TW: Number of internal wait cycle insertion: TW = 0 to 15
- TWEX: Number of external wait cycle insertion: TWEX = any
- RWH: Number of RD, WR recovery cycle insertion: RWH = 0 to 6 or 8
- CSH: Number of ECSx\_N recovery cycle insertion: CSH = 0, 1, 2, 4

### 7.10.5.3. AC Electrical Characteristics (EEXBCLK Synchronous Separate Mode)

Variable Condition:      fsysh = 100MHz    RWS = 4, TW = 3, TWEX = 4, RWH = 4, CSH = 1  
                                  fsysh = 200MHz    RWS = 4, TW = 3, TWEX = 4, RWH = 4, CSH = 2


Parameter	Symbol	Equation		fsysh = 100MHz		fsysh = 200MHz		Unit
		Min	Max	Min	Max	Min	Max	
System clock cycle (T)	tsys	T	-	10	-	5	-	ns
EA[0:23] valid → ERD_N, EWR_N fall	tAC	$T \times (1 + RWS) - 25$	-	25	-	0	-	
ERD_N, EWR_N rise → EA[0:23] hold	tCAR	$T \times (1 + RWH + CSH) - 30$	-	30	-	5	-	
EA[0:23] valid → ED[0:15] input	tAD	-	$T \times (2 + RWS + TW + TWEX) - 40$	-	90	-	25	
ERD_N fall → ED[0:15] input	tRD	-	$T \times (1 + TW + TWEX) - 40$	-	40	-	0	
ERD_N Low level pulse width	tRR	$T \times (1 + TW + TWEX) - 20$	-	60	-	20	-	
ERD_N rise → ED[0:15] hold	tHR	0	-	0	-	0	-	
ERD_N rise → EA[0:23] output	tRAE	$T \times (1 + RWH + CSH) - 30$	-	30	-	5	-	
EWR_N Low level pulse width	tWW	$T \times (1 + TW + TWEX) - 20$	-	60	-	20	-	
ED[0:15] valid → EWR_N rise	tDW	$T \times (1 + TW + TWEX) - 25$	-	55	-	15	-	
EWR_N rise → ED[0:15] hold	tWD	$T \times (1 + RWH) - 30$	-	20	-	-5	-	
ERD_N/EWR_N fall → EWAIT_N fall	tRWW	-	$T \times (TW) - 40$	-	-10	-	-25	
EWAIT_N rise → ERD_N/EWR_N rise	tWRW	-	$4T + 30$	-	70	-	50	

- (1) Read cycle (minimum bus cycle)  
 (Neither Cycle expander, RD setup, Internal wait, CS recovery nor RD recovery are used)




**Figure 7.8 Read Cycle Timing (Minimum Bus Cycle)**

- (2) Read cycle (6 clocks per 1 bus cycle)  
 (Cycle expander is not used, RD setup=1 cycle, Internal wait=1 cycle, CS recovery=1 cycle, RD recovery=1 cycle)




**Figure 7.9 Read Cycle Timing (6 Clocks Per 1 Bus Cycle)**

- (3) Read cycle (external wait)  
 (Cycle expander is not used, RD setup=1 cycle, Internal wait=3 cycles, External wait=any, CS recovery=1 cycle, RD recovery=1 cycle)




**Figure 7.10 Read Cycle Timing (External Wait)**

- (4) Write cycle (minimum cycle)  
 (Neither Cycle expander, WR setup, Internal wait, CS recovery nor WR recovery are used)




**Figure 7.11 Write Cycle Timing (Minimum Cycle)**

- (5) Write cycle (6 clocks per 1 bus cycle)  
 (Cycle expander is not used, WR setup=1 cycle, Internal wait=1 cycle, CS recovery=1 cycle, WR recovery=1 cycle)



**Figure 7.12 Write Cycle Timing (6 Clocks Per 1 Bus Cycle)**

- (6) Write cycle (external wait)  
 (Cycle expander is not used, WR setup=1 cycle, Internal wait=3 cycles, External wait=any, CS recovery=1 cycle, WR recovery=1 cycle)



**Figure 7.13 Write Cycle Timing (External Wait)**

## 7.10.5.4. AC Electrical Characteristics (EEXBCLK Asynchronous Multiplex Bus Mode)

Variable Condition:      fsysh = 100MHz    ALE = 2, RWS = 4, TW = 3, TWEX = 4, RWH = 4, CSH = 1  
                                  fsysh = 200MHz    ALE = 4, RWS = 4, TW = 3, TWEX = 4, RWH = 4, CSH = 2

Parameter	Symbol	Equation		fsysh = 100MHz		fsysh = 200MHz		Unit
		Min	Max	Min	Max	Min	Max	
System clock cycle (T)	t <sub>sys</sub>	T	-	10	-	5	-	ns
EAD[0:15] valid → EALE fall	t <sub>AL</sub>	$T \times (1 + ALE) - 25$	-	5	-	0	-	
EALE fall → EAD[0:15] hold	t <sub>LA</sub>	$T \times (1 + RWS) - 30$	-	20	-	-5	-	
EALE High pulse width	t <sub>LL</sub>	$T \times (1 + ALE) - 16$	-	14	-	9	-	
EALE fall → ERD_N, EWR_N fall	t <sub>LC</sub>	$T \times (1 + RWS) - 25$	-	25	-	0	-	
ERD_N, EWR_N rise → EALE rise	t <sub>CL</sub>	$T \times (1 + RWH + CSH) - 25$	-	35	-	10	-	
EAD[0:15] valid → ERD_N, EWR_N fall EA[16:23] valid → ERD_N, EWR_N fall	t <sub>ACL</sub> t <sub>ACH</sub>	$T \times (2 + ALE + RWH) - 25$	-	55	-	25	-	
ERD_N, EWR_N rise → EA[16:23] hold	t <sub>CAR</sub>	$T \times (1 + RWH + CSH) - 30$	-	30	-	5	-	
EAD[0:15] valid → EAD[0:15] input EA[16:23] valid → EAD[0:15] input	t <sub>ADL</sub> t <sub>ADH</sub>	-	$T \times (3 + ALE + RWS + TW + TWEX) - 40$	-	120	-	50	
ERD_N fall → EAD[0:15] input	t <sub>RD</sub>	-	$T \times (1 + TW + TWEX) - 40$	-	40	-	0	
ERD_N Low level pulse width	t <sub>RR</sub>	$T \times (1 + TW + TWEX) - 20$	-	60	-	20	-	
ERD_N rise → EAD[0:15] hold	t <sub>HR</sub>	0	-	0	-	0	-	
ERD_N rise → EA[16:23] output	t <sub>RAE</sub>	$T \times (1 + RWH + CSH) - 30$	-	30	-	5	-	
EWR_N Low pulse width	t <sub>WW</sub>	$T \times (1 + TW + TWEX) - 20$	-	60	-	20	-	
EAD[0:15] valid → EWR_N rise	t <sub>DW</sub>	$T \times (1 + TW + TWEX) - 25$	-	55	-	15	-	
EWR_N rise → EAD[0:15] hold	t <sub>WD</sub>	$T \times (1 + RWH) - 30$	-	20	-	-5	-	
ERD_N/EWR_N fall → EWA <sub>IT</sub> _N fall	t <sub>RWW</sub>	-	$T \times (TW) - 40$	-	-10	-	-25	
EWA <sub>IT</sub> _N rise → ERD_N/EWR_N rise	t <sub>WRW</sub>	-	$4T + 30$	-	70	-	50	



- (1) Read cycle (minimum cycle)  
 (Neither Cycle expander, ALE wait, RD setup, Internal wait, CS recovery nor RD recovery are used)




Figure 7.14 Read Cycle Timing (Minimum Cycle)

- (2) Read cycle (8 clocks per 1 bus cycle)  
 (Cycle expander is not used, ALE wait=1 cycle, RD setup=1 cycle, Internal wait=1 cycle, CS recovery=1 cycle, RD recovery=1 cycle)




Figure 7.15 Read Cycle Timing (8 Clocks Per 1 Bus Cycle)

- (3) Read cycle (10 clocks per 1 bus cycle)  
 (Cycle expander=double, ALE wait=1 cycle, RD setup is not used, Internal wait=1 cycle, CS recovery=1 cycle, RD recovery=1 cycle)




Figure 7.16 Read Cycle Timing (10 Clocks Per 1 Bus Cycle)

- (4) Read cycle (external wait)  
 (Cycle expander is not used, ALE wait=1 cycle, RD setup=1 cycle, Internal wait=3 cycles, External wait=any, CS recovery=1 cycle, RD recovery=1 cycle)




Figure 7.17 Read Cycle Timing (External Wait)

- (5) Write cycle (minimum bus cycle)  
 (Neither Cycle expander, ALE wait, WR setup, Internal wait, CS recovery nor WR recovery are used.)




Figure 7.18 Write Cycle Timing (Minimum Bus Cycle)

- (6) Write cycle (8 clocks per 1 bus cycle)  
 (Cycle expander is not used, ALE wait=1 cycle, WR setup=1 cycle, Internal wait=1 cycle, CS recovery=1 cycle, WR recovery=1 cycle)




Figure 7.19 Write Cycle Timing (8 Clocks Per 1 Bus Cycle)

- (7) Write cycle (external wait)  
 (Cycle expander is not used, ALE wait=1 cycle, WR setup=1 cycle, Internal wait=3 cycles, External wait=any, CS recovery=1 cycle, WR recovery=1 cycle)




Figure 7.20 Write Cycle Timing (External Wait)

## 7.10.5.5. AC Electrical Characteristics (EEXBCLK Synchronous Separate Bus Mode/Multiplex Bus Mode)

The AC characteristics are as follows:

- Output level: High =  $0.5 \times DVDD3$ , Low =  $0.5 \times DVDD3$
- Input level: High =  $0.5 \times DVDD3$ , Low =  $0.5 \times DVDD3$

Parameter	Symbol	Equation		fsysh = 200MHz		Unit
		Min	Max	Min	Max	
External bus clock cycle (EEXBCLK)	X	33.3	-	33.3	-	ns
Output pin valid → EEXBCLK fall	$t_s$	2	-	2	-	
EEXBCLK fall → Output pin hold	$t_H$	7	-	7	-	
ED/EAD[15:0] input valid → EEXBCLK rise	$t_{DS}$	20	-	20	-	
EEXBCLK rise → ED/EAD[15:0] input hold	$t_{DH}$	0	-	0	-	
EWAIT_N input valid → EEXBCLK rise	$t_{WS}$	20	-	20	-	
EEXBCLK rise → EWAIT_N input hold	$t_{WH}$	0	-	0	-	




Figure 7.21 EEXBCLK Synchronous Separate Bus Mode/Multiplex Bus Mode Timing



## 7.10.6. Serial Memory Interface (SMIF)

### 7.10.6.1. Conditions

The conditions for AC characteristics are as follows:

- DVDD3 = AVDD3 = 2.7V to 3.6V
- Ta = -40 to 85°C (fsysh ≤ 200MHz)
- Output level: High = 0.8 × DVDD3, Low = 0.2 × DVDD3
- Input level: High = 0.75 × DVDD3, Low = 0.25 × DVDD3
- Load capacity: CL = 30pF

Note: DVDD3 is generic name for DVDD3A, DVDD3B, DVDD3C, DVDD3D, DVDD3E, DVDD3F, DVDD3G, DVDD3H, DVDD3J.

Parameter	Symbol	Equation	Min	Max	Unit
SMiXCLK clock frequency	f <sub>CK</sub>	-	-	25	MHz
Data setup time	t <sub>SU</sub>	-	31.2	-	ns
Data hold time	t <sub>HD</sub>	-	0	-	
Output valid	t <sub>V</sub>	-	-	14.5	
Output hold time	t <sub>HO</sub>	-	-14.5	-	
CS Setup time	t <sub>CSS</sub>	1.5T - 20	40	-	
CS hold time	t <sub>CSh</sub>	1.0T - 20	20	-	




Figure 7.22 SMIF Input Timing




Figure 7.23 SMIF Output Timing

## 7.10.7. I<sup>2</sup>S Interface (I2S)

### 7.10.7.1. Conditions

The conditions for AC characteristics are as follows:

- DVDD3 = AVDD3 = 2.7V to 3.6V
- Ta = -40 to 85°C (fsysh ≤ 200MHz)
- Output level: High = 0.5×DVDD3, Low = 0.5×DVDD3
- Input level: High = 0.5×DVDD3, Low = 0.5×DVDD3
- Load capacity: CL = 30pF


Note: DVDD3 is generic name for DVDD3A, DVDD3B, DVDD3C, DVDD3D, DVDD3E, DVDD3F, DVDD3G, DVDD3H, DVDD3J.

### 7.10.7.2. AC Electrical Characteristics

(1) Master mode

Parameter	Symbol	Min	Max	Unit
Output clock period	t <sub>ABCK</sub>	81.38 (Note)	-	ns
Input data setup time	t <sub>ADIS</sub>	25	-	
Input data hold time	t <sub>ADIH</sub>	10	-	
Output delay time	t <sub>ADOD</sub>	-5	15	

Note: Up to 12.288MHz




(Falling edge data output, rising edge input data sampling)

Figure 7.24 I<sup>2</sup>S Interface Master Mode

(2) Slave mode

Parameter	Symbol	Min	Max	Unit
Output clock period	$t_{ABCK}$	81.38 (Note)	-	ns
Input data setup time	$t_{ADIS}$	10	-	
Input data hold time	$t_{ADIH}$	10	-	
Output delay time	$t_{ADOD}$	0	30	

Note: Up to 12.288Mhz



(Falling edge data output, rising edge input data sampling)

**Figure 7.25 I<sup>2</sup>S Interface Slave Mode**

## 7.10.8. Synchronous Serial Interface (TSSI)

### 7.10.8.1. Conditions

The conditions for AC characteristics are as follows:

- DVDD3 = AVDD3 = 2.7V to 3.6V
- Ta = -40 to 85°C (fsysh ≤ 200MHz)
- Output level: High = 0.5 × DVDD3, Low = 0.5 × DVDD3
- Input level: High = 0.5 × DVDD3, Low = 0.5 × DVDD3
- Load capacity: CL = 30pF

Note: DVDD3 is generic name for DVDD3A, DVDD3B, DVDD3C, DVDD3D, DVDD3E, DVDD3F, DVDD3G, DVDD3H, DVDD3J.

### 7.10.8.2. AC Electrical Characteristics

(1) Master mode

Parameter	Symbol	Equation	Min	Max	Unit
TSSiXTCK/TSSiXRCK output clock frequency	f <sub>CYC</sub>	-	-	10	MHz
TSSiXTCK/TSSiXRCK output clock priod	t <sub>CYC</sub>	1 / f <sub>CYC</sub>	100	-	ns
TSSiXTCK/TSSiXRCK low-level output pulse width	t <sub>WL</sub>	(t <sub>CYC</sub> / 2) - 10	40	-	
TSSiXTCK/TSSiXRCK high-level output pulse width	t <sub>WH</sub>	(t <sub>CYC</sub> / 2) - 10	40	-	
TSSiRXD input setup time	t <sub>DSU</sub>	0.5T - 25	25	-	
TSSiRXD input hold time	t <sub>DHD</sub>	0.5T - 25	25	-	
TSSiTXD output delay time	t <sub>DDL2</sub>	0.5T - 25	-	25	
TSSiTXD output hold time	t <sub>DDL1</sub>	-(0.5T - 25)	-25	-	




Figure 7.26 Master Operation

(2) Slave mode

Parameter	Symbol	Equation	Min	Max	Unit
TSSIxTCK/TSSIxRCK input clock frequency	$f_{CYC}$	-	-	10	MHz
TSSIxTCK/TSSIxRCK input clock period	$t_{CYC}$	$1 / f_{CYC}$	100	-	ns
TSSIxRXD/TSSIxTSF/TSSIxRSF input setup time	$t_{DSU}$	$0.5T - 25$	25	-	
TSSIxRXD/TSSIxTSF/TSSIxRSF input hold time	$t_{DHD}$	$0.5T - 25$	25	-	
TSSIxTXD output delay time	$t_{DDLY2}$	$0.5T - 25$	-	25	
TSSIxTXD output hold time	$t_{DDLY1}$	$-(0.5T - 25)$	-25	-	




Figure 7.27 Slave Operation

## 7.10.9. Universal Serial Bus (USB)

### 7.10.9.1. Conditions

The conditions for AC characteristics are as follows:

- DVDD3 = AVDD3 = 3.0V to 3.6V
- Ta = -40 to 85°C
- Output level: High =  $0.9 \times DVDD3$ , Low =  $0.1 \times DVDD3$
- Input level: High =  $0.9 \times DVDD3$ , Low =  $0.1 \times DVDD3$
- Load capacity: CL = 50pF

Note: DVDD3 is generic name for DVDD3A, DVDD3B, DVDD3C, DVDD3D, DVDD3E, DVDD3F, DVDD3G, DVDD3H, DVDD3J.

### 7.10.9.2. AC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
USBx_DP, USBx_DM rise time	$t_r$	4	20	ns
USBx_DP, USBx_DM fall time	$t_f$	4	20	
Output signal cross voltage	$V_{CRS}$	1.3	2.0	V




Figure 7.28 USB\_DP, USB\_DM Timing

## 7.10.10. Ethernet MAC (ETHM)

### 7.10.10.1. Conditions

The conditions for AC characteristics are as follows:

- DVDD3 = AVDD3 = 2.7V to 3.6V
- Ta = -40 to 85°C
- Output level: High = 0.5 × DVDD3, Low = 0.5 × DVDD3
- Input level: High = 0.5 × DVDD3, Low = 0.5 × DVDD3
- Load capacity: CL = 30pF

Note: DVDD3 is generic name for DVDD3A, DVDD3B, DVDD3C, DVDD3D, DVDD3E, DVDD3F, DVDD3G, DVDD3H, DVDD3J.

### 7.10.10.2. AC Electrical Characteristics

(1) MII interface

Parameter	Symbol	Min	Max	Unit
EMATXCLK/EMARXCLK clock frequency	f <sub>CYC</sub>	-	25	MHz
EMATXCLK/EMARXCLK clock period	t <sub>CYC</sub>	40		ns
EMATXCLK/EMARXCLK clock duty	-	35	65	%
EMARXD/EMARXDV/EMARXER input setup time	t <sub>DSU</sub>	10	-	ns
EMARXD/EMARXDV/EMARXER input hold time	t <sub>DHD</sub>	10	-	
EMATXD/EMATXDV/EMATXER output hold time	t <sub>DDL1</sub>	0	-	
EMATXD/EMATXDV/EMATXER output delay time	t <sub>DDL2</sub>	-	25	




Figure 7.29 MII Interface Operation



(2) RMII interface

Parameter	Symbol	Min	Max	Unit
EMA_R_REFCLK clock frequency	$f_{CYC}$	-	50	MHz
EMA_R_REFCLK clock period	$t_{CYC}$	20	-	ns
EMA_R_REFCLK clock duty	-	35	65	%
EMA_R_RXD/EMA_R_CRSDV input setup time	$t_{DSU}$	4	-	ns
EMA_R_RXD/EMA_R_CRSDV input hold time	$t_{DHD}$	2	-	
EMA_R_TXD/EMA_R_TXEN output hold time	$t_{DDLY1}$	2	-	
EMA_R_TXD/EMA_R_TXEN output delay time	$t_{DDLY2}$	-	16	




Figure 7.30 RMII Interface Operation

## 7.10.11. External Interrupt

### 7.10.11.1. Conditions

The conditions for AC characteristics are as follows:

- DVDD3 = AVDD3 = 2.7V to 3.6V
- Ta = -40 to 85°C (fsysh ≤ 200MHz)
- Input level: High = 0.75 × DVDD3, Low = 0.25 × DVDD3
- Load capacity: CL = 30pF

Note: DVDD3 is generic name for DVDD3A, DVDD3B, DVDD3C, DVDD3D, DVDD3E, DVDD3F, DVDD3G, DVDD3H, DVDD3J.

### 7.10.11.2. AC Electrical Characteristics

"T" in the table below indicates the cycle of the system clock (fsysh).

- (1) NORMAL, IDLE mode

Parameter	Symbol	Equation		fsysh=200MHz		Unit
		Min	Max	Min	Max	
Low-level pulse width	t <sub>INTAL1</sub>	T + 100	-	105	-	ns
High-level pulse width	t <sub>INTAH1</sub>	T + 100	-	105	-	

- (2) STOP1, STOP2 mode

Parameter	Symbol	Equation		fsysh=200MHz		Unit
		Min	Max	Min	Max	
Low-level pulse width	t <sub>INTCL2</sub>	500	-	500	-	ns
High-level pulse width	t <sub>INTCH2</sub>	500	-	500	-	

## 7.10.12. Trigger Input (TRGINx)

### 7.10.12.1. Conditions

The conditions for AC characteristics are as follows:

- DVDD3 = AVDD3 = 2.7V to 3.6V
- Ta = -40 to 85°C
- Input level: High =  $0.75 \times DVDD3$ , Low =  $0.25 \times DVDD3$
- Load capacity: CL = 30pF

Note: DVDD3 is generic name for DVDD3A, DVDD3B, DVDD3C, DVDD3D, DVDD3E, DVDD3F, DVDD3G, DVDD3H, DVDD3J.

### 7.10.12.2. AC Electrical Characteristics

"T" in the table below indicates the cycle of the system clock (fsys).

Parameter	Symbol	Equation		fsys=100MHz		Unit
		Min	Max	Min	Max	
Low-level pulse width	t <sub>ADL</sub>	2T + 20	-	40	-	ns
High-level pulse width	t <sub>ADH</sub>	2T + 20	-	40	-	

## 7.10.13. Debug Communication

### 7.10.13.1. Conditions

The conditions for AC characteristics are as follows:

- DVDD3 = AVDD3 = 2.7V to 3.6V
- Ta = -40 to 85°C (fsys ≤ 200MHz)
- Output level: High = 0.8 × DVDD3, Low = 0.2 × DVDD3
- Input level: High = 0.75 × DVDD3, Low = 0.25 × DVDD3
- Load capacity: CL = 30pF

Note: DVDD3 is generic name for DVDD3A, DVDD3B, DVDD3C, DVDD3D, DVDD3E, DVDD3F, DVDD3G, DVDD3H, DVDD3J.

### 7.10.13.2. SWD Interface

Parameter	Symbol	Min	Max	Unit
CLK cycle	t <sub>dck</sub>	100	-	ns
Output data hold time from the rising edge of CLK	t <sub>d1</sub>	1	-	
Output data valid time from the rising edge of CLK	t <sub>d2</sub>	-	35	
From input data valid time to the rising edge of CLK	t <sub>ds</sub>	20	-	
Input data hold time from the rising edge of CLK	t <sub>dh</sub>	15	-	

### 7.10.13.3. JTAG Interface

Parameter	Symbol	Min	Max	Unit
CLK cycle	$t_{dck}$	100	-	ns
Output data hold time from the falling edge of CLK	$t_{d1}$	0	-	
Output data valid time from the falling edge of CLK	$t_{d2}$	-	35	
From input data valid time to the rising edge of CLK	$t_{ds}$	20	-	
Input data hold time from the rising edge of CLK	$t_{dh}$	15	-	




Figure 7.31 JTAG/SWD Waveform

## 7.10.13.4. ETM Trace

Parameter	Symbol	Min	Max	Unit
TRACECLK cycle	$t_{clk}$	20	-	ns
TRACEDATA valid time from rising edge of TRACECLK	$t_{setupr}$	2	-	
TRACEDATA hold time from the rising edge of TRACECLK	$t_{holdr}$	1	-	
TRACEDATA valid time from the falling edge of TRACECLK	$t_{setupf}$	2	-	
TRACEDATA hold time from the falling edge of TRACECLK	$t_{holdf}$	1	-	

Note: When  $f_{sys}$  is faster than 100MHz, the condition is  $DVDD3 = 3.3V$ ,  $CL = 10pF$ .




Figure 7.32 Trace Signal Waveform

## 7.10.13.5. Non-break Debug Interface (NBDIF)

Parameter	Symbol	Min	Max	Unit
NBDCLK cycle Time	$t_{NDCYC}$	80	-	ns
NBDCLK low-level pulse width	$t_{NDL}$	35	-	
NBDDATA output delay time	$t_{NDD}$	-	$t_{NDCYC} - 20$	
NBDDATA output hold time	$t_{NDHD}$	5	-	
NBDDATA setup time	$t_{NDS}$	20	-	
NBDDATA hold time	$t_{NDH}$	5	-	
NBDSYNC setup time	$t_{NDSYS}$	20	-	
NBDSYNC output hold time	$t_{NDSYH}$	5	-	




Figure 7.33 NBDIF Waveform

## 7.10.13.6. Noise Filter Characteristics

Parameter	Condition	Min	Typ.	Max	Unit
Noise cancel width	-	15	30	60	ns

## 7.10.14. External Clock Input

### 7.10.14.1. Conditions

The conditions for AC characteristics are as follows:

- DVDD3 = AVDD3 = 2.7V to 3.6V
- Ta = -40 to 85°C
- Input level: High = 0.75 × DVDD3, Low = 0.25 × DVDD3
- Load capacity: CL = 30pF

Note: DVDD3 is generic name for DVDD3A, DVDD3B, DVDD3C, DVDD3D, DVDD3E, DVDD3F, DVDD3G, DVDD3H, DVDD3J.

### 7.10.14.2. AC Electrical Characteristics

(1) High-speed clock input

Parameter	Symbol	Min	Typ.	Max	Unit
Clock frequency ( $f_{ehcin} = 1 / t_{ehcin}$ )	$f_{ehcin}$	8	-	24	MHz
Clock duty	-	45	-	55	%
Clock rise time	$t_r$	-	-	10	ns
Clock fall time	$t_f$	-	-	10	ns

(2) Low-speed clock input

Parameter	Symbol	Min	Typ.	Max	Unit
Clock frequency ( $f_{ehcin} = 1 / t_{ehcin}$ )	$f_{ehcin}$	30	-	34	kHz
Clock duty	-	45	-	55	%
Clock rise time	$t_r$	-	-	100	ns
Clock fall time	$t_f$	-	-	100	ns




Figure 7.34 External Clock Input Waveform



## 7.11. Flash Memory Characteristics

### 7.11.1. Code Flash

DVDD3 = 2.7V to 3.6V

Ta = -40 to 85°C

Parameter	Condition	Min	Typ.	Max	Unit
Endurance	-	-	-	100,000	cycles
Programming time	Word program time	-	22.6	-	μs
Erase time	Page erase time	1.1	-	4.2	ms
	Block erase time	8.4	-	33.6	
	Area erase time (Note2)	-	9.1	-	

Note1: DVDD3 is generic name for DVDD3A, DVDD3B, DVDD3C, DVDD3D, DVDD3E, DVDD3F, DVDD3G, DVDD3H, DVDD3J.

Note2: No block with effective protection.

### 7.11.2. Data Flash

DVDD3 = 2.7V to 3.6V

Ta = -40 to 85°C

Parameter	Condition	Min	Typ.	Max	Unit
Endurance	-	-	-	100,000	cycles
Programming time	-	-	78	-	μs
Erase time	Page erase time	1.1	-	4.2	ms
	Block erase time	16.2	-	64.6	
	Area erase time (Note2)	-	9.1	-	

Note1: DVDD3 is generic name for DVDD3A, DVDD3B, DVDD3C, DVDD3D, DVDD3E, DVDD3F, DVDD3G, DVDD3H, DVDD3J.

Note2: No block with effective protection.

## 7.11.3. Chip Erase

Item	Products
Group A product	TMPM4NRF20FG, TMPM4NRF20XBG, TMPM4NQF20FG, TMPM4NQF20XBG, TMPM4NNF20FG, TMPM4NRF15FG, TMPM4NRF15XBG, TMPM4NQF15FG, TMPM4NQF15XBG, TMPM4NNF15FG
Group B product	TMPM4NRF10FG, TMPM4NRF10XBG, TMPM4NQF10FG, TMPM4NQF10XBG, TMPM4NNF10FG, TMPM4NRFDFG, TMPM4NRFDXBG, TMPM4NQDFG, TMPM4NQFDXBG, TMPM4NNDFG

Note: For the newest status of each product, please contact your sales representative.

DVDD3=2.7V to 3.6V

Ta= -40 to 85°C

Parameter	Condition	Group A product			Group B product			Unit
		Min	Typ.	Max	Min	Typ.	Max	
Chip erase time	Erasing of Code flash, Data flash, Protect bits (Code), Protect bits (Data), Security bits	30.6	—	39.8	21.5	—	30.7	ms

Note1: DVDD3 is generic name for DVDD3A, DVDD3B, DVDD3C, DVDD3D, DVDD3E, DVDD3F, DVDD3G, DVDD3H, DVDD3J.

Note2: It does not include overhead and communication time between command executions.

Note3: When Chip Erase command executes, no block with effective protection.

## 7.12. Regulator

DVDD3=2.7V to 3.6V

Ta= -40 to 85°C

Parameter	Condition	Min	Typ.	Max	Unit
Capacitance of REGOUT1 capacitor	-	-	1.0	-	μF

## 7.13. Oscillation Circuit

### 7.13.1. Internal Oscillator

DVDD3 = 2.7V to 3.6V

Ta = -40 to 85°C

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Oscillation frequency	f <sub>IHOSC1</sub>	-	9.9	10	10.1	MHz
	f <sub>IHOSC2</sub>		-	10	-	

Note: DVDD3 is generic name for DVDD3A, DVDD3B, DVDD3C, DVDD3D, DVDD3E, DVDD3F, DVDD3G, DVDD3H, DVDD3J.

### 7.13.2. External Oscillator


DVDD3 = 2.7V to 3.6V

Ta = -40 to 85°C

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Oscillation frequency	f <sub>EHOSC</sub>	-	8	-	24	MHz
	f <sub>ELOSC</sub>		30	-	34	kHz

Note1: DVDD3 is generic name for DVDD3A, DVDD3B, DVDD3C, DVDD3D, DVDD3E, DVDD3F, DVDD3G, DVDD3H, DVDD3J.

Note2: Please contact the oscillator vendor, regarding the matching data of the device and the oscillator.



**Figure 7.35 Oscillation Circuit Sample**

To obtain a stable oscillation, load capacity and the position of the oscillator must be configured properly. Since these factors are strongly affected by substrate patterns, please evaluate oscillation stability using the substrate you use.

This product has been evaluated by the oscillator vendor below. Please refer this information when selecting external parts.

### **7.13.3. Ceramic Resonator**

This product has been evaluated by the ceramic resonator by Murata Manufacturing Co., Ltd.  
Please refer to the Murata Website for details.

### **7.13.4. Crystal Unit**

This product has been evaluated by the crystal Unit by KYOCERA Corporation and Murata Manufacturing Co., Ltd.  
Please refer to the KYOCERA and Murata Manufacturing Website for details..




### **7.13.5. Precautions for Designing Printed Circuit Board**

Be sure to design printed circuit board patterns that connect a crystal unit with other oscillation elements so that the length of such patterns become shortest possible to prevent deterioration of characteristics due to stray capacitances and wiring inductance. For multilayer circuit boards, it is important not to wire the ground and other signal patterns right beneath the oscillation circuit. For more information, please refer to the URL of the oscillator vendor.

## 8. Package Dimensions




### 8.1. P-LQFP176-2020-0.40-002

Unit: mm






## 8.2. P-LQFP144-2020-0.50-002

Unit: mm




## 8.3. P-LQFP100-1414-0.50-002

Unit: mm



## 8.4. P-VFBGA177-1313-0.80-001


Unit: mm





## 8.5. P-VFBGA145-1212-0.80-001

Unit: mm



## 9. Precautions

This Page explains general precautions on the use of our MCUs.

Note that if there is a difference between the general precautions and the description in the body of the document, the description in the body of document has higher priority.

(1) The MCUs' operation at power-on

At power-on, internal state of the MCUs is unstable. Therefore, state of the pins is undefined until reset operation is started and valid.

When a reset is performed by an external reset pin, pins of the MCUs that use the reset pin are undefined until reset operation by the external pin is started and valid.

Also, when a reset is performed by the internal power-on reset, pins of the MCUs that use the internal power-on reset are undefined until power supply voltage reaches the voltage at which power-on reset operation is started and valid.

(2) Unused pins

Unused input/output ports of the MCUs are prohibited to use. The pins are high-impedance.

Generally, if MCUs operate while the high-impedance pins left open, electrostatic damage or latch-up may occur in the internal LSI due to induced voltage influenced from external noise.

We recommend that each unused pin should be connected to the power supply pins or GND pins via resistors.

(3) Clock oscillation stability

A reset state must be released after the clock oscillation becomes stable. If the clock is changed to another clock while the program is in progress, wait until the destination clock is stable.

## 10. Revision History

**Table 10.1 Revision History**

Revision	Date	Description
1.0	2021-07-30	- First release
1.1	2023-05-23	- 7.10.1.2. AC Electrical Characteristics Figure 7.1 1st clock edge sampling (Master) and Figure 7.2 2nd clock edge sampling (Master) Symbol $t_{CSU}$ is changed to $t_{CSUM}$ . - 7.10.5.3. AC Electrical Characteristics (EEXBCLK asynchronous Separate Mode) Figure 7.13 Write cycle timing (external wait) Symbol ED/EDA[0:15] is changed to ED[0:15].
1.2	2023-06-16	- 2. Pin Assignment Modified pin assignment of LQFP144/100 and VFBGA177/145. - 7.10.3. I2C Interface Version A (EI2C-A) Modified from (EI2C) to (EI2C-A). - 7.10.3.2. AC Electrical Characteristic Modified from japanese to english. (Symbol)
1.3	2023-08-24	- Table 5.1 Reference Manuals for TMPM4N Group (1) The IP symbol of Flash Memory (Code Flash:2.0MB/1.5MB/1.0MB/512KB, Data Flash 32KB, USB single boot supported) is chanded. The IP symbol of Serial Memory Interface is changed.
1.4	2023-10-31	- Table 4.30 List of signal connections: Control/Power The pin assignments of power on M4NQ (BGA145) are chanded. They are shown below. DVDD3E: -, DVDD3H: -, DVSSE: -, DVSSH: - - Table 5.1 Reference Manuals for TMPM4N Group (1) The IP symbol of Flash Memory (Code Flash:2.0MB/1.5MB/1.0MB/512KB, Data Flash 32KB, USB single boot supported) is chanded. The IP symbol of Serial Memory Interface is changed. Note1 and Note2 are added. - Appendix Modified part naming conventions.
1.5	2024-05-31	- 5.1. Reference Manuals IP Symbols in Table 5.1 Reference Manuals for TMPM4N Group (1) are changed. Notes are deleted. - 6.4. Clock Control The figure for X1 and X2 pins is changed. - 7.10.1.2. AC Electrical Characteristics (2) Slave mode Equations of $t_{ODLY2}$ and $t_{ODLY3}$ are changed.

## Appendix

### List of All pins

Combination Function A, B: These are the functions which become effective without setting up port function registers.

Combination Function 1 to 8: These are the functions which become effective with setting up port function registers.

M4NR	M4NQ	M4NN	M4NR	M4NQ	Pin Name	Combination Function A	Combination Function B	Combination 1	Combination 2	Combination 3	Combination 4	Combination 5	Combination 6	Combination 7	Combination 8	Input / Output	PU/PD	OD	5VT / 3VT	SMT / CMOS	Under Reset	After Reset
1	1	-	B3	A2	PF5			ECS3_N					USBB_SOF_TGL			I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
2	2	1	B2	B3	PF6			EBELL_N					CANATX			I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
3	3	2	B1	B2	PF7		INT05b	EBELH_N			TSPi2CSIN	TSPi2CS0	CANARX			I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
4	-	-	D4	-	PC7		INT15a	EA23								I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
5	-	-	E5	-	PC6		INT14a	EA22								I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
6	-	-	C2	-	PC5			EA21		T32A10OUTB						I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
7	-	-	C1	-	PC4			EA20		T32A10OUTA		T32A10OUTC				I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
8	4	3	A1	A1	DVDD3A											-	-	-	-	-	-	-
9	5	4	M1	K1	DVSSA											-	-	-	-	-	-	-
10	6	5	E4	B1	PB3			EA11		T32A02OUTB			USBA_ID			I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
11	7	6	F5	D4	PB2			EA10		T32A02OUTA		T32A02OUTC	USBA_VBUSEN			I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
12	8	7	D2	C2	PB1		INT05a	EA09	T32A02INA1	T32A02INB0		T32A02INC1	HDMAREQA			I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
13	9	8	D1	C1	PB0		INT04a	EA08	T32A02INB1	T32A02INA0	I2S0MCLK	T32A02INC0	USB_ECLK			I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
14	10	-	E2	E4	PA7		INT03a	EA07	T32A01INA1	T32A01INB0		T32A01INC1	TSPi2CSIN	TSPi2CS0		I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
15	11	9	E1	F5	PA6			EA06		T32A01OUTB			TSPi0CS3	TSPi2SCK	EMAPPSOUT1	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
16	12	10	F4	F4	PA5			EA05		T32A01OUTA		T32A01OUTC	TSPi0CS2	TSPi2RXD		I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
17	13	11	G5	G5	PA4			EA04	T32A01INB1	T32A01INA0		T32A01INC0	TSPi0CS1	TSPi2TXD		I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
18	14	12	G4	G4	PA3			EA03	T32A00INA1	T32A00INB0		T32A00INC1	TSPi2CS1	TSPi0TXD		I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
19	15	13	H5	H5	PA2			EA02		T32A00OUTB				TSPi0RXD	EMAPPSOUT0	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
20	16	14	H4	H4	PA1			EA01		T32A00OUTA		T32A00OUTC		TSPi0SCK		I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
21	17	15	J5	J5	PA0		INT02a	EA00	T32A00INB1	T32A00INA0		T32A00INC0	TSPi0CSIN	TSPi0CS0		I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
22	18	16	J4	J4	PY4	BOOT_N		ISDCOUT			EEXBCLK		USBA_SOF_TGL			Output	PU/PD	YES	NA	SMT	Hi-Z (Note1)	Hi-Z
23	19	17	F2	D2	PT3		INT00b	RTCOUT	T32A03OUTA	T32A03OUTC	RXIN0		TRGIN2			I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
24	20	18	F1	D1	USBA_VBUS											-	-	-	YES	SMT	-	-
25	21	19	H2	F2	DVSSJ											-	-	-	-	-	-	-
26	22	20	G1	E1	USBA_DM											-	-	-	-	-	-	-
27	23	21	H1	F1	USBA_DP											-	-	-	-	-	-	-
28	24	-	J2	G2	DVSSK											-	-	-	-	-	-	-
29	25	-	J1	G1	USBB_DM											-	-	-	-	-	-	-
30	26	-	K1	H1	USBB_DP											-	-	-	-	-	-	-
31	27	22	K2	H2	DVDD3J											-	-	-	-	-	-	-
32	28	-	R2	N2	DVDD3B											-	-	-	-	-	-	-
33	29	-	N2	L2	DVSSB											-	-	-	-	-	-	-
34	30	-	L1	J1	USBB_VBUS											-	-	-	YES	SMT	-	-
35	31	-	L2	J2	PU0				T32A12OUTA	T32A12OUTC		USBB_ID		UT4TXDA		I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
36	32	-	K5	K4	PU2		INT06b		T32A12INA0	T32A12INC0			TSSi1TCK	UT4CTS_N		I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
37	33	-	K4	K2	PU3		INT07b		T32A12INB0	T32A12INC1		USBB_VBUSEN	TSSi1TFS	UT4RTS_N		I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
38	-	-	L5	-	PU4		INT08b		T32A13INB0	T32A13INC1			TSSi1TXD	UT3RTS_N		I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
39	-	-	L4	-	PU5		INT09b		T32A13INA0	T32A13INC0			TSSi1RXD	UT3CTS_N		I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
40	-	-	M4	-	PU6				T32A13OUTA	T32A13OUTC			TSSi1RFS	UT3RXD	CANBRX	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
41	-	-	M2	-	PU7				T32A13OUTB				TSSi1RCK	UT3TXDA	CANBTX	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
42	34	23	R1	N1	RESET_N											-	PU	-	-	SMT	-	-
43	35	24	N1	L1	PY3	XT2										Input	PU/PD	-	NA	SMT	Hi-Z	Hi-Z
44	36	25	P1	M1	PY2	XT1 / ELCLKIN										Input	PU/PD	-	NA	SMT	Hi-Z	Hi-Z
45	37	26	T2	P2	PY0	X1 / EHCLKIN										Input	PU/PD	-	NA	SMT	Hi-Z	Hi-Z
46	38	27	T3	P3	PY1	X2										Input	PU/PD	-	NA	SMT	Hi-Z	Hi-Z
47	39	28	T1	P1	MODE											-	PD	-	-	SMT	-	-
48	40	29	N5	L4	PD0			ED00/EAD00	T32A04INB1	T32A04INA0	TSPi4CS0	T32A04INC0	TSPi4CSIN	UO0		I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
49	41	30	M6	L5	PD1			ED01/EAD01	T32A04INA1	T32A04INB0	TSPi4SCK	T32A04INC1		XO0		I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
50	42	31	N6	K6	PD2			ED02/EAD02		T32A04OUTA	TSPi4RXD	T32A04OUTC		VO0	TSSi0TCK	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
51	43	32	M7	L6	PD3			ED03/EAD03		T32A04OUTB	TSPi4TXD			YO0	TSSi0TFS	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
52	44	33	N7	L7	PD4			ED04/EAD04		T32A05OUTA		T32A05OUTC	I2S0LRCK	WO0	TSSi0TXD	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
53	45	34	M8	K7	PD5			ED05/EAD05		T32A05OUTB			I2S0BCK	ZO0	TSSi0RXD	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
54	46	35	N8	K8	PD6			ED06/EAD06	T32A05INB1	T32A05INA0		T32A05INC0	I2S0DI	EMG0	TSSi0RFS	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z

M4NR LQFP176	M4NQ LQFP144	M4NN LQFP100	M4NR BGA177	M4NQ BGA145	Pin Name	Combination Function A	Combination Function B	Combination 1	Combination 2	Combination 3	Combination 4	Combination 5	Combination 6	Combination 7	Combination 8	Input / Output	PU/PD	OD	5VT / 3VT	SMT / CMOS	Under Reset	After Reset
55	47	36	M9	L8	PD7			ED07/EAD07	T32A05INA1	T32A05INB0		T32A05INC1	I2S0DO	OVV0	TSSIORCK	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
56	48	-	R3	N3	DVDD3C											-	-	-	-	-	-	-
57	49	-	P2	M2	DVSSC											-	-	-	-	-	-	-
58	50	37	R4	N4	PE0			ED08/EAD08	T32A06INB1	T32A06OUTB	EA23	T32A06INA1	CANBTX	UT0RTS_N	EA15	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
59	51	38	R5	N5	PE1			ED09/EAD09		T32A06OUTA	EA22	T32A06OUTC	CANBRX	UT0CTS_N	EA14	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
60	52	39	T5	P5	PE2			ED10/EAD10		T32A06INA0	EA21	T32A06INC0	EMAPPSOUT0	UT0RXD	EA13	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
61	53	40	T6	N6	PE3			ED11/EAD11		T32A06INB0	EA20	T32A06INC1	EMAPPSOUT1	UT0TXDA	EA12	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
62	54	41	R6	P6	PE4			ED12/EAD12		T32A07INA0	EA19	T32A07INC0	I2S1DO	ISDAIN0	EA11	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
63	55	42	R7	P7	PE5			ED13/EAD13		T32A07INB0	EA18	T32A07INC1	I2S1DI	ISDAIN1	EA10	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
64	56	43	T7	N7	PE6			ED14/EAD14		T32A07OUTA	EA17	T32A07OUTC	I2S1BCK	ISDAIN2	EA09	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
65	57	44	T8	N8	PE7			ED15/EAD15	T32A07INB1	T32A07OUTB	EA16	T32A07INA1	I2S1LRCK	ISDAIN3	EA08	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
66	-	-	N9	-	PJ7							FUT1RXD	EI2C3SCL	I2C3SCL		I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
67	-	-	R8	-	PJ6							FUT1TXD	EI2C3SDA	I2C3SDA		I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
68	-	-	R9	-	PJ5				T32A03INB0	T32A03INC1		FUT0RXD				I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
69	-	-	T9	-	PJ4				T32A03INA0	T32A03INC0		FUT0TXD				I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
70	58	45	T10	P8	REGOUT1											-	-	-	-	-	-	-
71	59	46	M12	K10	DVDD3D											-	-	-	-	-	-	-
72	60	47	E12	E10	DVSSD											-	-	-	-	-	-	-
-	-	-	T16	P14	BSC											-	PD	-	-	SMT	-	-
73	61	-	R10	K9	PT5		INT02b		T32A03OUTB							I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
74	-	-	N10	-	PW3						TSPI8TXD	T32A01OUTB				I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
75	-	-	M10	-	PW2						TSPI8RXD	T32A01OUTA		T32A01OUTC		I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
76	-	-	N11	-	PW1						TSPI8SCK	T32A00OUTA		T32A00OUTC		I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
77	-	-	M11	-	PW0						TSPI8CS0	T32A00OUTB	TSPI8CSIN			I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
78	62	-	R11	L9	PV7				T32A05OUTB		TSPI5CS0	OVV0	TSPI5CSIN	UT1RTS_N		I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
79	63	-	T11	N9	PV6				T32A05OUTA	T32A05OUTC	TSPI5SCK	EMG0		UT1CTS_N		I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
80	64	-	T12	P9	PV5			EI2C2SDA	T32A04OUTA	T32A04OUTC	TSPI5TXD	Z00	I2C2SDA	UT1TXDA	CANARX	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
81	65	-	R12	N10	PV4			EI2C2SCL	T32A04OUTB		TSPI5RXD	W00	I2C2SCL	UT1RXD	CANATX	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
82	66	-	T13	P10	PM7			EI2C4SCL	T32A07OUTB		I2C4SCL	FUT1IROUT	TSPI7TXD	FUT1TXD		I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
83	67	-	R13	N11	PM6			EI2C4SDA	T32A07OUTA	T32A07OUTC	I2C4SDA	FUT1IRIN	TSPI7RXD	FUT1RXD		I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
84	68	-	T14	P11	PM5				T32A06OUTA	T32A06OUTC			TSPI7SCK	FUT1RTS_N		I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
85	69	-	N12	L10	PM4		INT15b		T32A06OUTB		TSPI7CSIN		TSPI7CS0	FUT1CTS_N		I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
86	70	48	R14	N12	PH7			TRST_N		UT0CTS_N		UT0RTS_N				I/O	PU/PD	YES	NA	SMT	PU (Note2)	PU (Note2)
87	71	49	R15	P12	PH6			TDO/SWV		UT0RTS_N		UT0CTS_N				I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
88	72	50	T15	P13	PH5			TCK/SWCLK		UT0TXDA		UT0RXD				I/O	PU/PD	YES	NA	SMT	PD (Note2)	PD (Note2)
89	73	51	R16	N14	PH4			TMS/SWDIO		UT0RXD		UT0TXDA				I/O	PU/PD	YES	NA	SMT	PU (Note2)	PU (Note2)
90	74	52	P15	N13	PH3			TDI		UT1CTS_N	NBDSYNC	UT1RTS_N				I/O	PU/PD	YES	NA	SMT	PU (Note2)	PU (Note2)
91	75	53	P16	M14	PH2			TRACEDATA3		UT1RTS_N	NBDDATA3	UT1CTS_N				I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
92	76	54	N15	M13	PH1			TRACEDATA2		UT1TXDA	NBDDATA2	UT1RXD				I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
93	77	55	N16	L11	PH0			TRACEDATA1		UT1RXD	NBDDATA1	UT1TXDA			EMAMDIO	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
94	78	56	M15	L13	PG7			TRACEDATA0			NBDDATA0	FUTOCTS_N			EMAMDC	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
95	79	57	M16	L14	PG6			TRACECLK			NBDCLK	FUT0RTS_N	I2S1MCLK			I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
96	80	58	M13	K11	PG5				T32A02OUTA	T32A02OUTC	FUT0IRIN	FUT0RXD	EI2C2SCL	I2C2SCL	EMARXD3	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
97	81	59	L12	K13	PG4				T32A02OUTB		FUT0IROUT	FUT0TXD	EI2C2SDA	I2C2SDA	EMARXD2	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
98	-	-	N13	-	DVDD3E											-	-	-	-	-	-	-
99	-	-	D13	-	DVSSE											-	-	-	-	-	-	-
100	82	60	L16	K14	PL3				T32A02INB0	T32A02INC1		SMI0D7	TSPI3CS1	TSPI1TXD	EMARXD1 / EMA_R_RXD1	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
101	83	61	L15	J13	PL2							SMI0D6		TSPI1RXD	EMARXD0 / EMA_R_RXD0	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
102	84	62	K16	J14	PL1							SMI0D5		TSPI1SCK	EMARXCLK / EMA_R_REFCLK	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
103	85	63	L13	J11	PL0		INT01a		T32A02INA0	T32A02INC0		SMI0D4	TSPI1CSIN	TSPI1CS0	EMATXD0 / EMA_R_TXD0	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
104	86	64	K12	J10	PK7		INT00a		T32A01INB0	T32A01INC1	TSPI3CS0		SMI0CS0_N	TSPI3CSIN	EMATXD1 / EMA_R_TXD1	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
105	87	65	J16	H14	PK6			TSPI1CS3	T32A01INA0	T32A01INC0	TSPI3SCK		SMI0CLK		EMATXD2	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
106	88	66	K15	H13	PK5			TSPI1CS2			TSPI3RXD		SMI0D3	EMATXD3		I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
107	89	67	J15	G14	PK4			TSPI1CS1			TSPI3TXD		SMI0D2	EMATXCLK		I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
108	90	68	K13	G13	PK3			ECS1_N					SMI0D1		EMAMDIO	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
109	91	69	J13	F14	PK2			ECS0_N					SMI0D0		EMAMDC	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
110	92	70	J12	H11	PK1		INT11a	ISDBOUT	T32A00INB0	T32A00INC1	HDMAREQB	TSPI3CS0	TSPI3CSIN			I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
111	93	71	H12	H10	PK0		INT10a	ISDAOUT	T32A00INA0	T32A00INC0			SMI0CS1_N		EMATXEN / EMA_R_TXEN	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
112	94	-	H13	G10	PV3				T32A09OUTB		ISDBIN3	YO0	UT3CTS_N	UT3RTS_N	EMARXD3	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
113	95	-	G12	G11	PV2				T32A09OUTA	T32A09OUTC	ISDBIN2	VO0	UT3RTS_N	UT3CTS_N	EMARXD2	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
114	96	-	G13	F11	PV1				T32A09INB0	T32A09INC1	ISDBIN1	XO0	UT3TXDA	UT3RXD	EMARXD1 / EMA_R_RXD1	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
115	97	-	F12	F10	PV0				T32A09INA0	T32A09INC0	ISDBIN0	UO0	UT3RXD	UT3TXDA	EMARXD0/EMA_ R_RXD0	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
116	98	-	F13	E11	PT4		INT01b				RXIN1				EMATXCLK	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z

M4NR LQFP176	M4NQ LQFP144	M4NN LQFP100	M4NR BGA177	M4NQ BGA145	Pin Name	Combi- nation Function A	Combi- nation Function B	Combination 1	Combination 2	Combination 3	Combination 4	Combination 5	Combination 6	Combination 7	Combination 8	Input / Output	PU/PD	OD	5VT / 3VT	SMT / CMOS	Under Reset	After Reset
117	-	-	H16	-	PW7					T32A10INA1		T32A11OUTB	ISDCIN3	T32A11INA0		I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
118	-	-	H15	-	PW6							T32A11OUTA	ISDCIN2	T32A11OUTC		I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
119	-	-	G16	-	PW5							T32A10OUTA	ISDCIN1	T32A10OUTC		I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
120	-	-	G15	-	PW4					T32A11INA1		T32A10OUTB	ISDCIN0	T32A10INA0		I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
121	99	-	E13	F13	PM3		INT14b		T32A11OUTB		TSPI6CSIN	UT4CTS_N	TSPI6CS0	UT4RTS_N	EMATXD0	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
122	100	-	F16	E14	PM2				T32A11OUTA	T32A11OUTC		UT4RTS_N	TSPI6SCK	UT4CTS_N	EMATXD1	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
123	101	-	F15	E13	PM1			EI2C3SCL		USB_SOF_T GL	I2C3SCL	UT4TXDA	TSPI6RXD	UT4RXD	EMATXD2	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
124	102	-	E16	D14	PM0			EI2C3SDA			I2C3SDA	UT4RXD	TSPI6TXD	UT4TXDA	EMATXD3	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
125	-	-	E15	-	PL5		INT13b		T32A08OUTB							I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
126	-	-	D16	-	PL4		INT12b		T32A08OUTA	T32A08OUTC						I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
127	103	-	T4	P4	DVDD3F											-	-	-	-	-	-	-
128	104	-	A16	A14	DVSS											-	-	-	-	-	-	-
129	105	72	D15	D13	PG0		INT08a	EAL		UT2RXD		UT2TXDA			EMARXDV / EMA_R_CRSDV	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
130	106	73	C16	C14	PG1		INT09a	EWAIT_N		UT2TXDA		UT2RXD			EMARXER	I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
131	107	74	C15	C13	PG2					UT2RTS_N	ALARM_N	UT2CTS_N	EI2C0SDA	I2C0SDA	EMACRS	I/O	PU/PD	YES	5VT	SMT	Hi-Z	Hi-Z
132	108	75	B16	B14	PG3					UT2CTS_N	TRGIN0	UT2RTS_N	EI2C0SCL	I2C0SCL	EMACOL	I/O	PU/PD	YES	5VT	SMT	Hi-Z	Hi-Z
133	109	76	B15	B13	PN0	AINA00										I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
134	110	77	A15	A13	PN1	AINA01										I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
135	111	78	B14	B12	PN2	AINA02										I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
136	112	79	A14	A12	PN3	AINA03										I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
137	113	80	B13	B11	PN4	AINA04										I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
138	114	81	A13	A11	PN5	AINA05										I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
139	115	82	B12	B10	PN6	AINA06										I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
140	116	83	A12	A10	PN7	AINA07										I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
141	117	84	D12	D11	PP0	AINA08			T32A04INA0	T32A04INC0		T32A04INB1				I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
142	118	85	D11	D10	PP1	AINA09			T32A04INB0	T32A04INC1		T32A04INA1				I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
143	119	86	B11	B9	PP2	AINA10			T32A05INA0	T32A05INC0		T32A05INB1				I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
144	120	87	A11	A9	PP3	AINA11			T32A05INB0	T32A05INC1		T32A05INA1				I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
145	121	88	E11	D9	PP4	AINA12			T32A06INA0	T32A06INC0		T32A06INB1				I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
146	122	89	D10	E9	PP5	AINA13			T32A06INB0	T32A06INC1		T32A06INA1				I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
147	123	90	B10	B8	PP6	AINA14	INT10b		T32A07INA0	T32A07INC0		T32A07INB1				I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
148	124	91	A10	A8	PP7	AINA15	INT11b		T32A07INB0	T32A07INC1		T32A07INA1				I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
149	125	-	E10	D8	PR0	AINA16			T32A08INA0	T32A08INC0						I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
150	126	-	D9	E8	PR1	AINA17			T32A08INB0	T32A08INC1						I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
151	127	-	B9	B7	PR2	AINA18			T32A09INA0	T32A09INC0						I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
152	128	-	A9	A7	PR3	AINA19			T32A09INB0	T32A09INC1						I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
153	129	-	A8	D7	PR4	AINA20			T32A10INA0	T32A10INC0						I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
154	130	-	B8	E7	PR5	AINA21			T32A10INB0	T32A10INC1						I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
155	131	-	E9	E6	PR6	AINA22			T32A11INA0	T32A11INC0						I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
156	132	-	D8	D6	PR7	AINA23			T32A11INB0	T32A11INC1						I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
157	133	92	A7	A6	AVDD3											-	-	-	-	-	-	-
158	134	93	B7	F6	AVSS											-	-	-	-	-	-	-
159	135	94	A6	A5	PT0	DAC0										I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
160	136	95	A5	A4	PT1	DAC1										I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
161	137	-	M5	K5	DVDD3G											-	-	-	-	-	-	-
162	138	-	F6	E2	DVSSG											-	-	-	-	-	-	-
163	-	-	E8	-	PL7			TRGIN1		T32A09OUTB						I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
164	-	-	E7	-	PL6		INT03b			T32A09OUTA	T32A09OUTC					I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
165	-	-	D7	-	PJ3					UT5CTS_N		UT5RTS_N	EI2C4SDA	I2C4SDA		I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
166	-	-	D6	-	PJ2					UT5RTS_N		UT5CTS_N	EI2C4SCL	I2C4SCL		I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
167	-	-	B6	-	PJ1					UT5TXDA		UT5RXD				I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
168	-	-	B5	-	PJ0					UT5RXD		UT5TXDA				I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
169	-	-	N4	-	DVDD3H											-	-	-	-	-	-	-
170	-	-	G2	-	DVSSH											-	-	-	-	-	-	-
171	139	-	E6	B6	PT2									CEC0		I/O	PU/PD	YES	3VT	SMT	Hi-Z	Hi-Z
172	140	96	D5	E5	PF0		INT04b	ERD_N								I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
173	141	97	A4	D5	PF1			EW_R_N								I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z
174	142	98	B4	B5	PF2								EI2C1SDA	I2C1SDA		I/O	PU/PD	YES	5VT	SMT	Hi-Z	Hi-Z
175	143	99	A3	B4	PF3								EI2C1SCL	I2C1SCL		I/O	PU/PD	YES	5VT	SMT	Hi-Z	Hi-Z
176	144	100	A2	A3	PF4			ECS2_N								I/O	PU/PD	YES	NA	SMT	Hi-Z	Hi-Z

Note1: The built-in pull-up is ON during the reset period by the reset terminal (RESET\_N) and POR.


Note2: The Initial value of built-in Pull-up/Pull-down resistor is effective.

Note3: Some functions may not be available depending on the product. For details, refer to the Reference Manual "Product Individual Information".

## Part Naming Conventions

# TMP M4 N R F 20 x FG

The identification of  
 Toshiba microcontrollers



Symbol	Description
M4	Arm Cortex-M4 with FPU
M3	Arm Cortex-M3
M0	Arm Cortex-M0

Revision		Package	
Symbol	Description	Symbol	Description
QG	Plastic shrink quad outline non-leaded package, dry-packed	UG, DUG, FG, DFG	Plastic quad flat package, dry-packed
MG, DMG	Plastic small outline package, dry-packed	XBG	Plastic ball grid array, dry-packed

Product group		
Family	Symbol	Main application
TXZ/ TXZ+	H	For general-purpose/consumer electronics equipment
	K	For control of motors/inverter control/industrial equipment (Analog combo)
	M	For control of motors/inverter control/industrial equipment (Analog combo), CAN built-in
	G	For OA/digital equipment/industrial equipment
	N	For industrial network/IoT information management device/Ethernet, USB and CAN built-in
	E	For precision instrument
	L	For control of one motor/inverter control/industrial equipment
	V	For general-purpose/consumer electronics equipment (Entry Series)

ROM Size	
Symbol	Size [KB]
M	32
P	48
S	64
U	96
W	128
Y	256
Z	384
D	512
E	768
10	1024
15	1536
20	2048

Pin count					
Symbol		Pin count	Symbol		Pin count
0	G	32 pins or less	7	P	101 to 128 pins
1	H	33 to 44 pins	8	Q	129 to 144 pins
2	J	45 to 48 pins	9	R	145 to 176 pins
3	K	49 to 52 pins	A	S	177 to 200 pins
4	L	53 to 64 pins	B	T	201 to 224 pins
5	M	65 to 80 pins	C	U	225 to 250 pins
6	N	81 to 100 pins	D	V	251 to 300 pins

ROM type	
Symbol	Type
F	Flash

## RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. **TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.**
- **PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE").** Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. **IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT.** For details, please contact your TOSHIBA sales representative or contact us via our website.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- **ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.**
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. **TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.**

Toshiba Electronic Devices & Storage Corporation

<https://toshiba.semicon-storage.com/>