TOSHIBA CDMOS Integrated Circuit Silicone Monolithic

# TC62D723FNG

16-Output constant current LED driver with the output gain control function and the PWM grayscale function

#### 1.Feature


The TC62D723FNG is LED drivers which have the sink-type constant current output.

The output gain control function of 8-bit and the PWM grayscale function of 16, 14, 12, and 10-bit are built into this IC.

Output current value of 16 channels is set by one external resistance.

In addition, the thermal shutdown function, the output open detection function, and the output short detection function are built in.

This IC is most suitable for lighting the LED module and the display.



Weight

P-HTSSOP24-P-0508-0.65-001

: 0.10 g (Typ.)

#### 2. Characteristics

• Supply voltage :  $V_{DD} = 3.0 \text{ to } 5.5 \text{ V}$ 

• 16-output built-in

• Output current setup range : I<sub>OUT</sub> = 1.5 to 90 mA

Constant current output accuracy

(@  $R_{EXT} = 1.2 \text{ k}\Omega$ ,  $V_{OUT} = 1.0 \text{ V}$ ,  $V_{DD} = 3.3 \text{ V}$ , 5.0 V)

: S rank; Between outputs  $\pm$  1.5 % (max)

: S rank; Between devices: ± 1.5 % (max)

: N rank; Between outputs ± 2.5 % (max)

: N rank; Between devices: ±2.5 % (max)

• Output voltage :  $V_{OUT} = 17 \text{ V (MAX)}$ 

I/O interface : CMOS interfaces (Input of a schmitt trigger)

Data transfer frequency (fSCK)= 30 MHz (MAX)

PWM frequency : f<sub>PWM</sub> = 33 MHz (MAX)

Operation temperature range : Topr = -40 to 85 °C

• 8-bit (256 steps) output gain control function built-in.

PWM grayscale function built-in. (PWM resolution is selectable)

16-bit (65536 steps), 14-bit (16384 steps)

12-bit (4096 steps), 10-bit (1024 steps)

Selection of the one-shot output PWM mode or the repeat PWM output mode is possible.

- Thermal shutdown function (TSD) built-in.
- · Output error detection function built-in.

This function has the automatic operation and the command

input manual operation.

Output open detection function (OOD) and output short

detection function (OSD) built-in.


- Power-on-reset function built-in. (When the power supply is turned on, internal data is reset)
- Stand-by function built-in. (I<sub>DD</sub>=1µA at standby mode)
- Output delay function built-in. (Output switching noise is reduced)

Package : P-HTSSOP24-0508-0.65-001

For detailed part naming conventions, contact your local Toshiba sales representative or distributor.


2013-09-18

#### 3.Block Diagram



2

# 4.Pin Assignment (top view)




# **5.Pin Description**

Pin No.	Pin Name	I/O	Function
1	GND	_	The ground pin.
2	SIN	I	The serial data input pin.
3	SCK	I	The serial data transfer clock input pin.
4	TRANS	I	The data transfer command input pin.
5	OUT0	0	The sink type constant current output pin.
6	OUT1	0	The sink type constant current output pin.
7	OUT2	0	The sink type constant current output pin.
8	OUT3	0	The sink type constant current output pin.
9	OUT4	0	The sink type constant current output pin.
10	OUT5	0	The sink type constant current output pin.
11	OUT6	0	The sink type constant current output pin.
12	OUT7	0	The sink type constant current output pin.
13	OUT8	0	The sink type constant current output pin.
14	OUT9	0	The sink type constant current output pin.
15	OUT10	0	The sink type constant current output pin.
16	OUT11	0	The sink type constant current output pin.
17	OUT12	0	The sink type constant current output pin.
18	OUT13	0	The sink type constant current output pin.
19	OUT14	0	The sink type constant current output pin.
20	OUT15	0	The sink type constant current output pin.
21	PWMCLK	I	The reference clock input pin for PWM grayscale control.  One cycle of the input clock becomes a minimum pulse width of the PWM output.
22	SOUT	0	The serial data output pin.
23	REXT	+/	The constant current value setting resistor connection pin.
24	VDD		The power supply input pin:


4

# 6. Equivalent circuit of input and output


## 1. SCK, SIN




## 2. PWMCLK, TRANS



### 3. SOUT



### 4. OUT0 to OUT15



2013-09-18

5

7. Explanation of the function (Basic data input pattern)

Data input is done with the SIN pin and the SCK pin.

Command selection is done with the SCK pin and the TRANS pin.

About the operation of each command

Command	Number of SCK pulses at TRANS="H" Note3	Operation					
S0	0,1	The PWM data in the 16-bit shift register is transmitted to the PWM data register 1.					
S1	2,3	The PWM data in the PWM data register 1 is transmitted to the PWM data register 2 or 3. Note1     The automatic output open/short detection result data is transmitted to the 16-bit shift register. Note2     PWM output start.					
S2	7,8	Input of the output ON/OFF data. (When this function is not used, this input is unnecessary.)					
S3	9,10	The manual output open/short detection functions are executed. Note2 The manual output open/short detection result data is transmitted to the 16-bit shift register. Note2					
S4	11,12	Reset of the internal PWM counter.					
S5	13,14	Input of the state setting data (1).					
S6	15,16	Input of the state setting data (2).					

Note1: Transmitted register changes by a PWM count	
Note2: This operation is performed when the output op	pen/short detection function is "Active" setting.
Note3: Other SCK numbers are disregarded.	(V) 4. (V)
•S0 command (The PWM data is transmitted to th	e PWM data register 1.)
sck	
TRANS	Number of SCK pulses at TRANS="H" is 0 or 1.
SIN PWM DATA	
•S1 command (The PWM data is transmitted to the	e PWM data register 2 or 3.)
SCK 1 2 3	
TRANS	Number of SCK pulses at TRANS="H" is 2 or 3
•S2 command (Input of the output ON/OFF data.)	
SCK1 & 6 7 8	
TRANS	Number of SCK pulses at TRANS="H" is 7 or 8
SIN OUTPUT ON/OFF DATA	
•S3 command (The output open/short detection f	unctions manual operation is executed.)
SCK 1 2 3 4 5 6 7 8 9 10	
TRANS	Number of SCK pulses at TRANS="H" is 9 or 10
•S4 command (Reset of the internal PWM counter	r)
SCK 1 2 3 4 6 6 7 8 9 10 11 12	<u>.,</u>
TRANS	Number of SCK pulses at TRANS="H" is 11 or 12
•S5 command (Input of the state setting data (1).)	
SCK       1   2   3   4   5   6   7   8   9   10   11   12   13   14	
TRANS	Number of SCK pulses at TRANS="H" is 13 or 14
SIN STATE SETTING DATA (1)	
•S6 command (Input of the state setting data (2).)	
SCK 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16	<u></u>
TRANS	Number of SCK pulses at TRANS="H" is 15 or 16
SIN STATE SETTING DATA (2)	>

6 2013-09-18

#### 8. About the operation of each command

#### 8-1-1) S0 command (The PWM data is transmitted to the PWM data register 1.)


Operation) In the number of SCK pulses at TRANS="H" is 0 or 1, the following operation is executed.

The PWM data in the 16-bit shift register is transmitted to the PWM data register 1.

It is necessary to repeat this command 16 times to input the PWM data of OUT0 to OUT15.

The order of the PWM data transfer is the following.

Basic input pattern of S0 command)



7

SOUT is operation at the time of \$6 command N0=0 conditions.

2013-09-18

### 8-1-2) Input form of the PWM data

PWM resolution is set by the S5 command. Default setting is "16-bit".

1

1

1

1

1

1

1

#### 1. 16-bit PWM setting

MSB															LSB	
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	PWM setting (reference)
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0/65535(Default)
0	0	0	0	0	0	0	0	0	0	0	0	0	0	4	1	1/65535
0	0	0	0	0	0	0	0	0	0	0	0	0	0	7	9	2/65535
:	:	:	:	:	:			:		:	:	)		))		::
1	1	1	1	1	1	1	1	1	1	1	1	1	7	0	1	65533/65535
1	1	1	1	1	1	1	1	1	1	1	1	(1)	1	1	0	65534/65535
1	1	1	1	1	1	1	1	1	1	1	1	1	<u> </u>	1	1	65535/65535

D15 to D0 is serial-data-inputted at MSB first.

### 2. 14-bit PWM setting

MSB

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	) D3	D2	D1	DØ	PWM setting (reference)
		0	0	0	0	0	0	0	0	10	9	0	0	0	0	0/16383(Default)
		0	0	0	0	0	0	0	0(	0	0	0	0	0	<sup>′</sup> 1	1/16383
		0	0	0	0	0	0	0	0	0	0	0	$\left  \begin{array}{c} 0 \\ 0 \end{array} \right $	(1)	0	2/16383
Don't	care	:	:	:	::	:	:	: (		///		:((	7/5			:

1

D15 to D0 is serial-data-inputted at MSB first.

1

1

### 3. 12-bit PWM setting

MSB						(		))							LSB	
D15	D15 D14 D13 D12 D11 D10 D9					D9/	D8	D7	D6 <	D5	D4	D3	D2	D1	D0	PWM setting (reference)
				0/	(B)	0	/0	0	0	<b>)</b> 0	0	0	0	0	0	0/4095(Default)
				Ø/	0/ 1	9	0	\Q\	0//	(0,	0	0	0	0	1	1/4095
				6	\\oj	0	0	0	9	0	0	0	0	1	0	2/4095
	Don't	care	^	<		····	<u> </u>		1							:
				1	_ 1	1	1	1	<u></u>	1	1	1	1	0	1	4093/24095
			_	1	<i>2)</i> 1	1		1	1	1	1	1	1	1	0	4094/4095
				7	1	1	7	1	1	1	1	1	1	1	1	4095/4095

D15 to D0 is serial-data-inputted at MSB first.

### 4. 10-bit PWM setting

MSB					7 \									LSB	
D15	D14	D13 D12	D11	D10	D9	, D8	D7	D6	D5	D4	D3	D2	D1	D0	PWM setting (reference)
					0	0	0	0	0	0	0	0	0	0	0/1023(Default)
					0	0	0	0	0	0	0	0	0	1	1/1023
					0	0	0	0	0	0	0	0	1	0	2/1023
		Don't care			•••		÷				÷			:	:
					1	1	1	1	1	1	1	1	0	1	1021/1023
					1	1	1	1	1	1	1	1	1	0	1022/1023
					1	1	1	1	1	1	1	1	1	1	1023/1023

D15 to D0 is serial-data-inputted at MSB first.

8 2013-09-18

0

1

1

1

0

16381/16383

16382/16383

16383/16383

#### 8-2-1) S1 command (The PWM data is transmitted to the PWM data register 2 or 3.)

Operation) In the number of SCK pulses at TRANS="H" is 2 or3, the following operation is executed.

- 1. The PWM data in the PWM data register 1 is transmitted to the PWM data register 2 or 3.
- 2. The automatic output open/short detection result data is transmitted to the 16-bit shift register. Note1 When internal PWM count is 1 to 21, the output open/short detection automatic operation is done.
- 3. The PWM output start.
  - In the case of the one-shot PWM output mode Note2
     In the input of this command, the PWM output is turned on once.
     When restarting by same PWM data, please input this command again.
  - In the case of the repeat PWM output mode Note2
     In the input of this command, PWM output is output repeatedly.
     In order to stop a PWM output, the input of a reset command is required.

Setting of PWM output mode is set by the S6 command.


Note) About the output operation when this command is input while PWM output.

- When the PWM counter is the synchronous mode. Note3
   After the present PWM output has ended, PWM output is started by new PWM data.
- 2. When the PWM counter is the asynchronous mode. Note3
  The present PWM output is canceled and a PWM output is immediately started by new PWM data.

Setting of PWM output synchronization is set by the S6 command.

Basic input pattern of S1 command)

The output open/short detection automatic operation is done



Command execution

The first SCK (signal X) after this command is used for transmission of the output open/short detection result data. The input from SIN is not received. Note1

When internal PWM count is 1 to 21, the output open/short detection automatic operation is done. Please do not input the first SCK (signal X) after S1 command during detection. Note1

Note1: This operation is performed when the output open/short detection function is "Active" setting. The output open/short detection functions are set by S6 command. Default setting is "Not Active".

Note2: PWM output system is set by the S6 command.

Default setting is "Repeat PWM output mode".

Note3: PWM output synchronization PWM resolution is set by the S6 command. Default setting is "Synchronous mode".

#### 8-2-2) Output form of the output open/short detection result data

It is transmitted to 16 bit-shift register in the following form.

MSB LSB

E15	E14	E13	E12	E11	E10	E9	E8	E7	E6	E5	E4	E3	E2	E1	E0
OUT15	OUT14	OUT13	OUT12	OUT11	OUT10	OUT9	OUT8	OUT7	OUT6	OUT5	OUT4	OUT3	OUT2	OUT1	<del>OUT0</del>

Error code (when output open detection function is effective)

The state of output	Error code	Condition of output
$V_{OOD} \ge V_{DS}$	0	Open
$V_{OOD} < V_{DS}$	1	Normal

Error code (when output short detection function is effective)

The state of output	Error code		Condition of output
$V_{OSD} \leq V_{DS}$	0	(7/6)	short-circuit
$V_{OSD} > V_{DS}$	1	(	Normal

Error code (when output open/short detection function is effective)

The state of output	Error code	Condition of output
$V_{OOD} \ge V_{DS}$ or $V_{OSD} \le V_{DS}$	0	Open or short-circuit
$V_{OOD} < V_{DS}$ or $V_{OSD} > V_{DS}$		Normal
When both output error detection function	is effective, Open an	d short-circuit are indistinguishable.

When internal PWM count is 1 to 21, the output open/short detection automatic operation is done. When the output is off during the output open/short detection execution, the error code becomes "1".

Setting of PWM output mode	Setting of PWM bits number	The PWM step that becomes error code "1" without relations in the state of the output pin.
Normal PWM output mode	16 bit PWM setting 14 bit PWM setting 12 bit PWM setting 10 bit PWM setting	0 to 20 PWM step setting
Division PWM output mode	16 bit PWM setting 14 bit PWM setting 12 bit PWM setting 10 bit PWM setting	0 to 2560 PWM step setting 0 to 960 PWM step setting

The above table is unrelated at the time of the output open/short detection manual operation by S3 command.

#### 8-3-1) S2 command (Input of the output ON/OFF data.)

When this function is not used, this input is unnecessary.


Operation) In the number of SCK pulses at TRANS="H" is 7 or 8, the following operation is executed. Input of the output ON/OFF data.

Even if PWM data is not changed to 0 settings, ON/OFF of the output can be controlled.

Note) About the output operation when this command is input while PWM output.

- 1. When the PWM counter is the synchronous mode. Note1
  The setting of this command is reflected in the next PWM output.
- 2. When the PWM counter is the asynchronous mode. Note1 The setting of this command is reflected immediately.

The PWM counter synchronization function is set by S6 command.



SOUT is operation at the time of \$6 command N0=0 conditions.

Note1: PWM output synchronization PWM resolution is set by the S6 command. Default setting is "Synchronous mode".

### 8-3-2) Input form of the output ON/OFF data

MSB LSB

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
OUT15	OUT14	OUT13	OUT12	OUT11	OUT10	OUT9	OUT8	OUT7	OUT6	OUT5	OUT4	OUT3	OUT2	OUT1	OUT0

D15 to D0 is serial-data-inputted at MSB first.

### The output ON/OFF data setting

I	Input Data	Setting
ſ	1	Output operates according to PWM data setting. (Default)
I	0	Output turn off

#### 8-4) S3 command (The manual output open/short detection functions are executed.)

Operation) In the number of SCK pulses at TRANS="H" is 9 or 10, the following operation is executed. Note1 The manual output open/short detection functions are executed.

The output is compulsorily turned on during t<sub>ON(S3)</sub> with about 80µA. And detection is done.

The manual output open/short detection result data is transmitted to the 16-bit shift register. toN(S3) is about 800ns.

Note) Please set TRANS and SCK to "L" during error detection execution time (tON(S3)) .

PWM one shot mode


When PWM output is off, it will be error detection execution period once this command is executed. If this command is input when PWM output is on, it will be error detection exection period after PWM output finishes.

PWM repeat mode

When repeat mode is selected, please execute this command after inputting S4 command.

It will be error detetion execution period once this command is executed.

Basic input pattern of S3 command)



SOUT is operation at the time of S6 command N0=0 conditions:

The first SCK (signal X) after this command is used for transmission of the output open/short detection result data. The input from SIN is not received. Note1

Note1: This operation is performed when the output open/short detection function is "Active" setting.

The output open/short detection functions are set by \$6 command.

Default setting is "Not Active".

### 8-5) S4 command (Reset of the internal PWM counter.)


Operation) In the number of SCK pulses at TRANS="H" is 11 or 12, the following operation is executed.

The internal PWM counter is reset.

When the internal PWM counter is reset, the output is turned off.


Note) It is necessary to input S1 command to turn on the output again.

Basic input pattern of S4 command)



### 8-6-1) S5 command (Input of the state setting data (1).)

Operation) In the number of SCK pulses at TRANS="H" is 13 or 14, the following operation is executed. The state setting data (1) in the 16-bit shift register is transmitted to the state setting register.



SOUT is operation at the time of S6 command N0=0 conditions.

### 8-6-2) Input form of the state setting data (1)

MSB						7(				( ) )				LSB
D15	D14	D13	D12	D11	D10	D9 D8	D7	D6	D5	D4	D3	D2	D1	D0
A7	A6	A5	A4	A3	A2	A1 A0	- <	<<-	7)	-	B1	B0	H0	L0

D15 to D0 is serial-data-inputted at MSB first. Please input "L" data to D7 to D4.

The state setting data (1) setting

	Journal (1) Journal			
Setting bit	Outline of command	Input	data	(Default)
Setting bit	Oddine of command	0	1	(Delault)
A7	Setting of	High setting mode	Low setting mode	47.5% to
AI	output gain control range	47.5% to 202.7%	8.46% to 43.96%	202.7%
A6 to A0	Setting of	Please refer to	14 to 15 page	100.0%
AO IO AO	output gain control data	Flease Telef to	14 to 15 page.	100.076
B1 to B0	Setting of	Please refer	to 16 nage	16-bit
D1 10 D0	PWM resolution	1 lease relei	to to page.	10-011
H0	Setting of	Not Active	Active	Not Active
110	Initialization function	NOT ACTIVE	Active	NOT ACTIVE
LO	Setting of	Not Active	Active	Not Active
LU	standby mode (1) function	INOLACTIVE	Active	INOLACTIVE

# 8-6-3) Details of each setting A setting (output gain control data)

1. In the case of the high setting mode (47.5% to 202.7%)

١.	In t	he ca	ase o	of the	high	ı seti	ting ı	mode (47. <u>5</u>	5% to ∶	202.7	'%)					_
	A[6]	A[5]	A[4]	A[3]	A[2]	A[1]	A[0]	Current gain(%)	A[6]	A[5]	A[4]	A[3]	A[2]	A[1]	A[0]	Current gain(%)
	1	1	1	1	1	1	1	202.7	0	1	1	1	(1	1	1	124.5
L	1	1	1	1	1	1	0	201.5	0	1	1	1	\1\	17	0	123.3
L	1	1	1	1	1	0	1	200.3 199.1	0	1	1	1	1	0	0	122.0 120.8
H	1	1	1	1	0	0	0	197.8	0	1	1 1	1((	7/0	1	1	119.6
H	1	1	1	1	0	1	0	196.6	0	1	1	1	$\left(\begin{array}{c} 0 \\ 0 \end{array}\right)$	1	0	118.4
r	1	1	1	1	0	0	1	195.4	0	1	1	7	0	0	1	117.2
	1	1	1	1	0	0	0	194.2	0	1	1 (	1	0	0	0	115.9
L	1	1	1	0	1	1	1	193.0	0	1	1 \	0)	V 1	1	1	114.7
H	1	1	1	0	1	0	0	191.7 190.5	0	1	1	0	/ 1	1 0	0	113.5 112.3
H	1	1	1	0	1	0	0	189.3	0	1 ^	1	0	1	0. (	0	111.0
r	1	1	1	0	0	1	1	188.1	0	1	1	0	0	.1	1	109.8
	1	1	1	0	0	1	0	186.8	0	1	1	0	0		Q	108.6
	1	1	1	0	0	0	1	185.6	0	(17)	<u>∕</u> ∧1 <sup>∨</sup>	0	0	0	7>	107.4
L	1	1	1	0	0	0	0	184.4	0	\1/	) 1	0 /	0 (	(0)	0	106.2
H	1	1	0	1	1	1	0	183.2 181.9	0	1	0	1	1	71/	(1)	104.9 103.7
H	1	1	0	1	1	0	1	180.7	0	1	0	1	1	0	1	102.5
H	1	1	0	1	1	0	0	179.5	0	1	0	1 /	71	0	0	101.3
	1	1	0	1	0	1	1	178.3	(0)	<b>\</b> 1	0	1		) 1	1	100.0 (Default)
t	1	1	0	1	0	1	0	177.1	0	, 1	0	(1)	0	1	0	98.8
L	1	1	0	1	0	0	1	175.8	0	1	0	(1//	<b>0</b>	0	1	97.6
L	1	1	0	1	0	0	0	174.6	0/	1	0	\\Y <u>1</u>	) )0	0	0	96.4
H	1	1	0	0	1	1	0	173.4 172.2	0	1/	0	0	1	1	0	95.2 93.9
H	1	1	0	0	1	0	1	170.9	0	<1<	0	/0	1	0	1	92.7
H	1	1	0	0	1	0	0	169.7	0	1	0	) 0	1	0	0	91.5
	1	1	0	0	0	1	1	168.5	0	1	0	//0	0	1	1	90.3
L	1	1	0	0	0	1	0	167.3	0	1	0	0	0	1	0	89.0
L	1	1	0	0	0	0	1/	166.1	0	1	0	0	0	0	1	87.8
H	1	1	0	0	0	0	0 (	164.8 163.6	0 /	0	0	0	0	0	0	86.6 85.4
H	1	0	1	1	1	1 .	0	162.4	0	0	. 1	1	1	1	0	84.2
r	1	0	1	1	1	0//	71/	161.2	<u> </u>	0	1	1	1	0	1	82.9
	1	0	1	1	1_	0 \	//0	159.9	0	0	1	1	1	0	0	81.7
L	1	0	1	1	0	1/		158.7	0	0	1	1	0	1	1	80.5
H	1	0	1	1 /	0	) 1	0	157.5 156.3	0	0	1	1	0	0	0 1	79.3 78.0
H	1	0	1	1		0	0	155.1	0	0	1	1	0	0	0	76.8
F	1	0	1	0	1	1	1	153.8	0	0	1	0	1	1	1	75.6
L	1	0	1	0	1	1	0	152.6		0	1	0	1	1	0	74.4
	1	0	1	0	1	0	1	151.4	0	0	1	0	1	0	1	73.2
L	1	0	1 1	0	1	0	0	150.2	0	0	1	0	1	0	0	71.9
H	1	0	1	0	00	1	0	148.9 147.7	0	0	1	0	0	1	0	70.7 69.5
H	1	0	1 /	0	9	0	1 ^	146.5	0	0	1	0	0	0	1	68.3
r	1	0	1 ( (	0	0	0	0	145.3	0	0	1	0	0	0	0	67.0
L	1	0	0 \	1)	) 1	1	1	144.1	0	0	0	1	1	1	1	65.8
H	1	0	0	<u> </u>	1	1	0	142.8	0	0	0	1	1	1	0	64.6
H	1 (	0	0	1	1 (	0	1	141.6	0	0	0	1	1	0	0	63.4 62.1
H	1	9	0	71	0	>1		139.2	0	0	0	1	0	1	1	60.9
t	1	0	0	1	0	4	0	137.9	0	0	0	1	0	1	0	59.7
L	1	0	0	1	0	0	V	136.7	0	0	0	1	0	0	1	58.5
L	1	0	0	1	0	0	0	135.5	0	0	0	1	0	0	0	57.3
L	1	0	0	0	1	1	1	134.3	0	0	0	0	1	1	1	56.0
H	1	0	0	0	1	0	0	133.1	0	0	0	0	1	0	0	54.8 53.6
H	1	0	0	0	1	0	0	131.8 130.6	0	0	0	0	1	0	0	53.6 52.4
H	1	0	0	0	0	1	1	129.4	0	0	0	0	0	1	1	51.1
r	1	0	0	0	0	1	0	128.2	0	0	0	0	0	1	0	49.9
	1	0	0	0	0	0	1	126.9	0	0	0	0	0	0	1	48.7
L	1	0	0	0	0	0	0	125.7	0	0	0	0	0	0	0	47.5

# 2. In the case of the low setting mode (8.46% to 43.96%)

A161	AIE1		A [2]		A[4]		Current gain(%)		A [E]	_	1014	101 4	A [4]	1014	Current asin(0/)
A[6]	A[5]	A[4]	A[3]	A[2]	A[1]	A[0]		A[6]	A[5]	A[4]	A[3]	A[2]	A[1]	A[0]	Current gain(%)
1	1	1	1	1	1	1	43.96	0	1	1	1	<u> </u>	1	1	26.07
1	1	1	1	1	1	0	43.68	0	1	1	1	1	1	0	25.79
1	1	1	1	1	0	1	43.40	0	1	1	1	1	0	1	25.51
1	1	1	1	0	0	<u>0</u>	43.12 42.84	0	1	1	1	0	0	> 0 1	25.23
1	1	1	1	0	1	0	42.56	0	1	1	1	0			24.95 24.67
1	1	1	1	0	0	1	42.28	0	1	1	1//	70/	0	0 1	24.39
1	1	1	1	0	0	0	42.00	0	1	1	1(	//0	0	0	24.39
1	1	1	0	1	1	1	41.72	0	1	1	0	(4)	1	1	23.83
1	1	1	0	1	1	0	41.72	0	1	1	0		1	0	23.55
1	1	1	0	1	0	1	41.16	0	1	1 (	0	1	0	1	23.27
1	1	1	0	1	0	0	40.89	0	1	1	0	1 1	0	0	23.00
1	1	1	0	0	1	1	40.61	0	1	1	0	0	1	_1	22.72
1	1	1	0	0	1	0	40.33	0	1	(1)	0	0	1 /	Q	22.44
1	1	1	0	0	0	1	40.05	0	1 <	1/1	0	0	0 🗸	1	22.16
1	1	1	0	0	0	0	39.77	0	1	1	0	0	0	0	21.88
1	1	0	1	1	1	1	39.49	0	1	0	> 1	1	1	1	21.60
1	1	0	1	1	1	0	39.21	0	(17	/ (Ö\	1	1		0	21.32
1	1	0	1	1	0	1	38.93	0	17/	0	1 4	$\supset 1$	(6)	(1)	21.04
1	1	0	1	1	0	0	38.65	0		0	1	1/\	010	(0)	20.76
1	1	0	1	0	1	1	38.37	0	1	0	1	0	1	4/	20.48
1	1	0	1	0	1	0	38.09	0	1	0	1	0	1	Ó	20.20
1	1	0	1	0	0	1	37.81	0	1	0	1 /	0	0	1	19.92
1	1	0	1	0	0	0	37.53	0	7	0	1	0	))0	0	19.64
1	1	0	0	1	1	1	37.25	0	1	0	.0	. 1/~	/ 1	1	19.36
1	1	0	0	1	1	0	36.97	0	7 1	0	(0)	/ <u>/</u> 1	1	0	19.08
1	1	0	0	1	0	1	36.69	0	1	0	(0//	) 1	0	1	18.80
1	1	0	0	1	0	0	36.41	0	1 /	0	0	<b>/</b> /	0	0	18.52
1	1	0	0	0	1	1	36.13	>0	1//	0	0	0	1	1	18.24
1	1	0	0	0	1	0	35.85	0	<u>/</u> 1/	0	0	0	1	0	17.96
1	1	0	0	0	0	1	35.57	0	1	0	) 0	0	0	1	17.68
1	1	0	0	0	0	0	35.29	0	1	0	/ ø	0	0	0	17.40
1	0	1	1	1	1	1	35.02	0	0	1	//1	1	1	1	17.13
1	0	1	1	1	1	0	34.74	0	0	1	1	1	1	0	16.85
1	0	1	1	1	0	1/	34.46	0	0	1	1	1	0	1	16.57
1	0	1	1	1	0	0 \	34.18	0 _	0	1	1	1	0	0	16.29
1	0	1	1	0	1	1	33.90	0 <	0	1	1	0	1	1	16.01
1	0	1	1	0	1/	_0	33.62	0	10	√ 1	1	0	1	0	15.73
1	0	1	1	0	0 ( (	//( <	33.34	0	70	1	1	0	0	1	15.45
1	0	1	1	0	0	(0)	33.06	0	0	1	1	0	0	0	15.17
1	0	1	0	/1	) 1	1	32.78	/0/ ^	0	1	0	1	1	1	14.89
1	0	1	0	<u> </u>	/ 1	0	32.50	//0	0	1	0	1	1	0	14.61
1	0	1	0	1/	0	_/1	32.22	0	0	1	0	1	0	1	14.33
1	0	1	0	0	0	0 1	31.94 31.66	0	0	1	0	0	0	0 1	14.05 13.77
1	0	1	0	0	1	0	31.38	0	0	1	0	0	1	0	13.49
1	0	1	\ 0 \\	0	0	1	31.10	0	0	1	0	0	0	1	13.21
1	0	1	0/	0	0	0	30.82	0	0	1	0	0	0	0	12.93
1	0	0	71	1/)	1	1	30.54	0	0	0	1	1	1	1	12.65
1	0	0	1	7	1	0	30.26	0	0	0	1	1	1	0	12.37
1	0	0 /	1	1	0	1 <	29.98	0	0	0	1	1	0	1	12.09
1	0/	0 (	1	1	0	0	29.70	0	0	0	1	1	0	0	11.81
1	0	0		0	1	(1	29.42	0	0	0	1	0	1	1	11.53
1	0	0	1	0	<u>/</u>	(0	29.15	0	0	0	1	0	1	0	11.26
1 /	0	0	1	0 (	(0 ^	1	28.87	0	0	0	1	0	0	1	10.98
1	0	0	<u> </u>	0	0/	0	28.59	0	0	0	1	0	0	0	10.70
1	0	0	0	1	(1)	1	28.31	0	0	0	0	1	1	1	10.42
1	0	0	0	1	1	0	28.03	0	0	0	0	1	1	0	10.14
1	0	0	0	1	0	7	27.75	0	0	0	0	1	0	1	9.86
1	0	0	0	1	0	0	27.47	0	0	0	0	1	0	0	9.58
1	0	0	0	0	1	1	27.19	0	0	0	0	0	1	1	9.30
1	0	0	0	0	1	0	26.91	0	0	0	0	0	1	0	9.02
1	0	0	0	0	0	1	26.63	0	0	0	0	0	0	1	8.74
1	0	0	0	0	0	0	26.35	0	0	0	0	0	0	0	8.46
	•		•	_	•	_			_	•	•	_	•	•	

**B** setting (Setting of PWM resolution)

B[1]	B[0]	Setting
0	0	16-bit (65536 steps) setting. (Default)
0	1	14-bit (16384 steps) setting.
1	0	12-bit (4096 steps) setting.
1	1	10-bit (1024 steps) setting.

H setting (Setting of Initialization function)

H[0]	Setting
0	The initialization function becomes not active.(Default) It's normal operation mode.
1	The initialization function becomes active.  All data in IC is initialized.  After data initialization, it becomes normal operation mode.

L setting (Setting of standby mode (1) function)


L[0]	Setting
0	The standby mode (1) function becomes not active. (Default)
	It's normal operation mode.
	The standby mode (1) function becomes active.
	The circuits other than the logic circuit are turned off. And power supply current is reduced.
1	(All the data of the IC are stored. Data input is possible.)
	When S0 command is inputted at the standby mode, IC returns to normal operation mode.
	Return time to the normal operation mode is about 30 µs.

LSB

### 8-7-1) S6 command (Input of the state setting data (2).)

Operation) In the number of SCK pulses at TRANS="H" is 15 or 16, the following operation is executed. The state setting data (2) in the 16-bit shift register is transmitted to the state setting register.

Basic input pattern of S6 command)



### 8-7-2) Input form of the state setting data (2)

MSB

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4 D3 D2	D1	D0
C0	D0	E0	F0	G0	10	J0	K0	MQ	NO	00	-	-	-

D15 to D0 is serial-data-inputted at MSB first.

Please input "L" data to D4 to D0.

The state setting data (2) setting

Setting bit	Outline of command	Inpu 0	t data	(Default)
C0	Setting of thermal shutdown function (TSD)	Active	Not Active	Active
D0	Setting of PWMCLK open detection function (POD)	Active	Not Active	Active
E0	Setting of output open detection function (OOD)	Not Active	Active	Not Active
F0	Setting of output short detection function (OSD)	Not Active	Active	Not Active
G0	Setting of PWM output synchronization	Synchronous	Asynchronous	Synchronous
10	Setting of PWM output system	Normal output	Division output	Normal output
JO	Setting of standby mode (2) function This function becomes active only at the time of the 16-bit PWM setting.	Not Active	Active	Not Active
K0	Setting of output short detection voltage	V <sub>OSD1</sub>	V <sub>OSD2</sub>	V <sub>OSD1</sub>
MO	Setting of output delay function	Active	Not Active	Active
N0	Setting of SCK trigger of SOUT	Up edge trigger mode	Down edge trigger mode	Up edge trigger mode
00	Setting of PWM output mode	repeat mode	One-shot mode	repeat mode

### 8-7-3) Details of each setting

C setting (Setting of thermal shutdown function (TSD))

C[0]	Setting
0	Thermal shutdown function becomes active. (Default)
1	Thermal shutdown function becomes not active.

D setting (Setting of PWMCLK open detection function (POD))

D[0]	Setting
0	PWMCLK open detection function becomes active. (Default) When it was the state that a PWMCLK signal isn't input by breaking of wiring, it's the function which prevents PWM output keeping stopping by on state. When PWMCLK is not inputted for about 1 second after it is inputted even once, all output is turned off compulsorily. Output compulsion off is released by the initialization function of S5 command. In addition, the output compulsion off is removed by inputting PWMCLK again.
1	PWMCLK open detection function becomes not active.)

E setting (Setting of output open detection function (OOD))

E[0]	Setting					
0	Output open detection function becomes not active. (Default)					
1	Output open detection function becomes active.					

F setting (Setting of output short detection function (OSD))

F[0]	Setting					
0	Output short detection function becomes not active. (Default)					
1	Output short detection function becomes active.					

G setting (Setting of PWM output synchronization)

G[0]	Setting			
0	PWM output synchronous mode. (Default)			
1	PWM output asynchronous mode.			

I setting (Setting of PWM output system)

٠.	<del></del>	South g St. 11th Sulput Systems
	I[0]	Setting
	0	Normal PWM output mode. (Default)
	1 ,	Division PWM output mode.

J setting (Setting of standby mode (2))

J[0]	Setting						
0	The standby mode (2) function becomes not active. (Default) It's normal operation mode.						
1	The standby mode (2) function becomes active.  A state changes according to the data in a PWM data register.  Condition 1: All data in the PWM data register1 and the PWM data register3 are "L".  It becomes standby mode.  The circuits other than the logic circuit are turned off. And power supply current is reduced.  (All the data of the IC are stored. Data input is possible.)  Condition 2: Excluding condition 1.  It becomes Pre standby mode.  It is the same operation as normal operation mode.  Return time from standby mode to Pre standby mode is about 30 µs.  This function becomes active only at the time of the 16-bit PWM setting.						

K setting (Setting of output short detection voltage)

K[0]		Setting		
0	V <sub>OSD1</sub> setting. (Default)			
1	V <sub>OSD2</sub> setting.		(774)	

M setting (Setting of output delay function)

M[0]	Setting						
0	Output delay function becomes active. (Default)						
1	Output delay function becomes not active.						

N setting (Setting of SCK trigger of SOUT)

N[0]	Setting
0	It becomes up edge trigger mode. (Default)  Data output trigger from SOUT, becomes up edge of SCK
1	It becomes down edge trigger mode.  Data output trigger from SOUT, becomes down edge of SCK

O setting (Setting of PWM output mode)

O[0]	Setting
	It becomes repeat PWM output mode. (Default)
0	In the input of this command, PWM output is output repeatedly.
	In order to stop a PWM output, the input of a reset command is required.
	It becomes one-shot PWM output mode.
1	In the input of this command, the PWM output is turned on once.
	When restarting by same PWM data, please input this command again.

#### 9. Input of PWM setting data


#### 9-1) Normal input mode (S0 command: 16 times)

It commands the PWM data input only.

The PWM data for  $\overline{\text{OUT0}}$  to  $\overline{\text{OUT15}}$  are transferred to the PWM data resister by repeating the PWM data input to the 16-bit shift register and S0 command input 16 times.

Unless S1 command is input, the PWM data for  $\overline{\text{OUT0}}$  to  $\overline{\text{OUT15}}$  is not reflected on output.

#### Normal input mode) S0 command 16 times




### 9-2) Speed input mode (S0 command 15 times + S1 command once)

It commands PWM data input and reflecting the PWM data on output at the same time.

The PWM data for  $\overline{\text{OUT0}}$  to  $\overline{\text{OUT15}}$  are reflected in the output by inputting S1 command after repeating the PWM data input to the 16-bit shift register and S0 command input 15 times.


Normal input mode should be used to input PWM data only,

#### Speed input mode) S0 command 15 times + S1 command once




#### 10. About PWM output synchronization


When S1 command is inputted during a PWM output by PWM output asynchronous mode, the present PWM output is canceled and a PWM output is immediately started by new PWM data.



When S1 command is inputted during a PWM output by PWM output synchronous mode, after the present PWM output has ended, a PWM output is started by new PWM data.




If S1 command is inputted two or more times during a PWM output by PWM output synchronous mode, after the present PWM output has ended, a PWM output will be started by the PWM data inputted at the end.



### 11. About PWM Output system


### 11-1) Normal PWM output mode.



### 11-2) Division PWM output mode.

PWM output period is divided into 128 pieces.


Because turn on time of output is not biased, it is effective in the flicker prevention on the display.



### 12. About PWM Output mode


### 12-1) Repeat PWM output mode

In the input of this command, PWM output is output repeatedly. In order to stop a PWM output, the input of a reset command is required.




### 12-2) One-shot PWM output mode

In the input of this command, the PWM output is turned on once.



When restarting by same PWM data, please input this command again.



#### 13. Thermal shutdown circuit (TSD)

When the temperature of internal IC exceeds 150°C, all constant current outputs are turned off by this function. The constant current is outputted again when the temperature decreases to the rating.

The thermal shutdown function of this IC aims at stopping the influence (emitting smoke, ignition) on the circumference (LED and substrate) to the minimum, when it is used on the conditions beyond not a function but the absolute maximum rating for preventing destruction of IC and IC results in destruction.

#### Calculation of heat

Take care not to let the temperature of the internal IC exceed 150°C by referring to the formula below.

Consumption power (IC output) [W] = (LED supply voltage [V] - Minimum of  $V_f$  of LED [V]) × Output current [A] × number of output × (ON Duty [%] / 100 )

Consumption power (IC supply) [W] = IC supply voltage [V] ×IC supply current [A]


Total of consumption power [W] = Consumption power (IC output) [W] + Consumption power (IC supply) [W]

Heat value of internal IC [ $^{\circ}$ C] = Thermal Resistance [ $^{\circ}$ C / W] × total of power consumption [W]

Temperature of internal IC [°C] = Heat value of internal IC [°C] + Ambient temperature [°C]

#### In case used LED supply voltage is high, and heat value of internal IC is large.

Heat value of internal IC can be reduced by decreasing the voltage with the external resistance shown below.



#### Setting method of resistance for heat protection

Voltage that should decrease by external resistance [V]

= LED supply voltage [V] - maximum of Vf of LED [V] - Output voltage [V]

Resistance for heat protection  $[\Omega]$  = Voltage that should decrease by external resistance [V] / Output current [A]

### 14. Output delay function

This function is intended to have the effect of reducing switching noise by reducing the di/dt when all outputs are ON or OFF at the same time. There is a switching time lag between outputs.

A switching time lag between outputs is put in order of the following.


 $\overline{OUT0} \rightarrow \overline{OUT15} \rightarrow \overline{OUT7} \rightarrow \overline{OUT8} \Rightarrow \overline{OUT1} \rightarrow \overline{OUT14} \rightarrow \overline{OUT6} \rightarrow \overline{OUT9} \rightarrow \overline{OUT2} \rightarrow \overline{OUT13} \rightarrow \overline{OUT5} \rightarrow \overline{OUT10} \rightarrow \overline{OUT12} \rightarrow \overline{OUT12} \rightarrow \overline{OUT14} \rightarrow \overline{OUT1$ 

25


2013-09-18

#### 15. Power on reset (POR)

It avoids the malfunction by resetting all internal data of IC and setting default in startup. POR circuit operates only when  $V_{DD}$  rises from 0 V. To restart POR,  $V_{DD}$  should be 0.1 V or less. As for the voltage of storing the internal data, it is guaranteed after  $V_{DD}$  reaches 3.0 V or more once.



# 16.Application circuit (Dynamic lighting)



# 17. Absolute Maximum Ratings ( $T_a = 25$ °C)

Characteristics	Symbol	Rating Note1	Unit
Supply voltage	$V_{DD}$	-0.3 to 6.0	V
Output current	I <sub>OUT</sub>	95	mA
Logic input voltage	V <sub>IN</sub>	-0.3 to V <sub>DD</sub> + 0.3 Note2	V
Output voltage	V <sub>OUT</sub>	-0.3 to 17	V
Operating temperature	T <sub>opr</sub>	-40 to 85	°C
Storage temperature	T <sub>stg</sub>	-55 to 150	°C
Thermal resistance	R <sub>th(j-a)</sub>	45.47 Note3	°C/W
Power dissipation	P <sub>D</sub>	2.74 Note4	W

Note1: Voltage is ground referenced. Note2: 6V must not be exceeded. Note3: PCB condition is JEDEC 2s2p

Note4: When ambient temperature is 25°C or more. Every time ambient temperature exceeded 1°C, please decrease 1/Rth(j-a).

# **18.Operating Condition**

18-1)DC Characteristics (Unless otherwise noted, T<sub>a</sub> = -40 to 85 °C, V<sub>DD</sub>=3.0 V to 5.5 V)

10 1/DO Official Controlled	0111000	otherwise fretou, ta to to ou	(4) APP A	<del>5.0 t to</del>	0.0 1)	
Characteristics	Symbol	Test Conditions	Min	Тур.	Max	Unit
Supply voltage	$V_{DD}$		3.0		5.5	V
High level logic input voltage	V <sub>IH</sub>	Test terminal is SIN, SCK, TRANS, PWMCLK	0.7×V <sub>DD</sub>		$V_{DD}$	V
Low level logic input voltage	V <sub>IL</sub>	Test terminal is SIN, SCK, TRANS, PWMCLK	GND	_	0.3×V <sub>DD</sub>	٧
High level SOUT output current	I <sub>OH</sub>		_	_	-1	mA
Low level SOUT output current	loL		_	_	1	mA
Constant current output	lout//	Test terminal is OUTn	1.5		90	mA

18-2)AC Characteristics 1 (Unless otherwise noted,  $T_a = 25$  °C,  $V_{DD} = 5.0$  V)

,	,		, -a = -, -DD				
Characteristics	Symbol	Test Cor	Min	Тур.	Max	Unit	
Osciel dete terrefor for our	faren	Up edge trigger mode	Cascade connect		_	30	MHz
Serial data transfer frequency	f <sub>SCK</sub>	Down edge trigger mode	- Cascade connect			25	IVIIIZ
SCK pulse width	t <sub>wSCK</sub>	SCK="H" or "L"	(15)	20	_	ns	
PWMCLK pulse width	t <sub>wPWM</sub>	PWM="H" or "L" , R <sub>EXT</sub> =	15	20	_	ns	
TRANS pulse width	t <sub>wTRANS</sub>	TRANS="H"	20	_	_	ns	
	t <sub>SETUP1</sub>	SIN-SCK	, 1	_	_		
Serial data setup time	t <sub>SETUP2</sub>	TRANS-SCK	5			ns	
	t <sub>SETUP3</sub>	TRANS-PWMCLK	5		_		
Serial data hold time	t <sub>HOLD1</sub>	SIN-SCK		3			
	t <sub>HOLD2</sub>	TRANS-SCK	7			ns	
	t <sub>HOLD3</sub>	TRANS-PWMCLK		5		_	

18-3)AC Characteristics 2 (Unless otherwise noted, Ta = 25 °C, VDD = 3,3 V)

Characteristics	Symbol	Test Conditions	Min	Тур.	Max	Unit
Serial data transfer frequency	f	Up edge trigger mode Cascade connect	_	_	30	MHz
Serial data transfer frequency	f <sub>SCK</sub>	Down edge trigger mode	_	_	25	IVI⊓Z
SCK pulse width	t <sub>wSCK</sub>	SCK="H" or "L"	15	20	_	ns
PWMCLK pulse width	t <sub>wPWM</sub>	PWM="H" or "L" , $R_{EXT}$ =200 $\Omega$ to 12 $k\Omega$	15	20		ns
TRANS pulse width	t <sub>wTRANS</sub>	TRANS="H"	20			ns
	t <sub>SETUP1</sub>	SIN-SCK	1			
Serial data setup time	t <sub>SETUP2</sub>	TRANS-SCK	5		_	ns
	t <sub>SETUP3</sub>	TRANS-PWMCLK	5	_	_	
	t <sub>HOLD1</sub>	SIN-SCK	3	_	_	
Serial data hold time	t <sub>HOLD2</sub>	TRANS-SCK	7	_	_	ns
	t <sub>HOLD3</sub>	TRANS-PWMCLK	5	_		

### **19.Electrical Characteristics**

19-1)Electrical Characteristics 1 (Unless otherwise noted,  $T_a = 25$  °C,  $V_{DD} = 5.0$  V)

19-1) Electrical Characteristics 1 (Unless otherwise noted, $T_a = 25$ °C, $V_{DD} = 5.0 \text{ V}$ )										
Characteristics	Symbol	Test Circuit	Test Conditions		Min	Тур.	Max	Unit		
H i g h l e v e l SOUT output voltage	V <sub>OH</sub>	1	T <sub>a</sub> =-40 to +85°C		V <sub>DD</sub> – 0.3	_	$V_{DD}$	V		
L o w l e v e l SOUT output voltage	$V_{OL}$	1	a seed to	I <sub>OL</sub> =+1mA	GND		0.3	V		
High level logic input current	I <sub>IH</sub>	2	V <sub>IN</sub> = V <sub>DD</sub> Test terminal is SIN	I, SCK	$\bigcirc$	_	1	μА		
Low level logic input current	Ι <sub>Ι</sub>	3	V <sub>IN</sub> = GND Test terminal is PW TRANS	Test terminal is PWMCLK, SIN, SCK,			-1	μΑ		
Power supply current	I <sub>DD1</sub>	4	Stand-by mode, V <sub>O</sub>	<sub>UT</sub> =17V, SCK="L"	(	A	1.0	μΑ		
rower suppry current	I <sub>DD2</sub>	4	V <sub>OUT</sub> =1.0V, R <sub>EXT</sub> =1	1.2k $\Omega$ , All output off	A	\	7.0	mA		
Constant current error(IC to IC) (S rank)	$\Delta I_{OUT(IC)}$	5		$V_{OUT}$ =1.0V, $R_{EXT}$ =1.2k $\Omega$ OUT0 to OUT15, 1ch output on			±1.5	%		
Constant current error(Ch to Ch) (S rank)	Δl <sub>OUT(Ch)</sub>	5	$V_{OUT}$ =1.0V, $R_{EXT}$ =1.2kΩ OUT0 to OUT15, 1ch output on		7	±1.0	±1.5	%		
Constant current error(IC to IC) (N rank)	Δl <sub>OUT(IC)</sub>	5	$V_{OUT}$ =1.0V, $R_{EXT}$ =1.2k $\Omega$ $\overline{OUT0}$ to $\overline{OUT15}$ , 1ch output on		_	±1.0	±2.5	%		
Constant current error(Ch to Ch) (N rank)	Δl <sub>OUT(Ch)</sub>	5	$V_{OUT}$ =1.0V, $R_{EXT}$ =1.2k $\Omega$ OUT0 to OUT15, 1ch output on		_	±1.0	±2.5	%		
Output OFF leak current	lok	5 ((	V <sub>OUT</sub> =17V, R <sub>EXT</sub> =1	V <sub>OUT</sub> =17V, R <sub>EXT</sub> =1.2kΩ, OUTn off		_	0.5	μΑ		
Constant current output power supply voltage regulation	%V <sub>DD</sub>	5	$V_{DD}$ =4.5 to 5.5V, $V_{OUT}$ =1.0V, $R_{EXT}$ =1.2k $\Omega$ , OUT0 to OUT15, 1ch output on			±1	±5	%/V		
Constant current output output voltage regulation	%Уоит	5	$V_{OUT}$ =1.0 to 3.0V, $R_{EXT}$ =1.2kΩ, $\overline{OUT0}$ to $\overline{OUT15}$ , 1ch output on		_	±0.1	±0.5	%/V		
Pull-down resistor	R <sub>DOWN</sub>	2	Test terminal is PWMCLK, TRANS		250	500	750	kΩ		
OOD voltage	V <sub>OOD</sub>	6	R <sub>EXT</sub> =200Ω to 12kg	$R_{EXT}$ =200 $\Omega$ to 12k $\Omega$		0.3	0.4	V		
OSD voltage	V <sub>OSD1</sub>	6	R <sub>EXT</sub> =200Ω to 12kΩ	Ω	V <sub>DD</sub> – 1.3	V <sub>DD</sub> – 1.4	V <sub>DD</sub> – 1.5	V		
	V <sub>OSD2</sub>	6	$R_{EXT}$ =200 $\Omega$ to 12kg	Ω	$0.5 \times V_{DD}$	$\begin{array}{c} 0.525 \times \\ V_{DD} \end{array}$	$\begin{array}{c} 0.55 \times \\ V_{DD} \end{array}$	V		
TSD start temperature	T <sub>TSD(ON)</sub>		Junction temperature		150	_		°C		
TSD release temperature	T <sub>TSD(OFF)</sub>		Junction temperatu	re	100	_		°C		
	7.			•	•					

19-2)Electrical Characteristics 2 (Unless otherwise noted,  $T_a$  = 25 °C,  $V_{DD}$  = 3.3 V)

Characteristics	Symbol	Test	Test Cond	Min	Тур.	Max	Unit	
Characteristics	Gymbol	Circuit	iest Conc	rest conditions		ιyp.	IVIAA	Offic
H i g h l e v e l SOUT output voltage	V <sub>OH</sub>	1	I <sub>OH</sub> =-1mA		V <sub>DD</sub> – 0.3		$V_{DD}$	V
L o w l e v e l SOUT output voltage	$V_{OL}$	1		I <sub>OL</sub> =+1mA	GND		0.3	V
High level logic input current	I <sub>IH</sub>	2	V <sub>IN</sub> = V <sub>DD</sub> Test terminal is SIN, SO	ск 🤇 🧭			1	μА
Low level logic input current	I <sub>IL</sub>	3	V <sub>IN</sub> = GND Test terminal is PWMC TRANS	LK, SIN, SCK,	_		-1	μА
Dower oundly ourrent	I <sub>DD1</sub>	4	Stand-by mode, V <sub>OUT</sub> =	17V, SCK="L"	-((	1	1.0	μA
Power supply current	I <sub>DD2</sub>	4	V <sub>OUT</sub> =1.0V, R <sub>EXT</sub> =1.2ks	$\Omega$ , All output off	A	//	7.0	mA
Constant current error(IC to IC) (S rank)	$\Delta I_{OUT(IC)}$	5	\ \ \ /	V <sub>OUT</sub> =1.0V, R <sub>EXT</sub> =1.2kΩ OUT0 to OUT15, 1ch output on		±1.0	±1.5	%
Constant current error(Ch to Ch) (S rank)	$\Delta I_{OUT(Ch)}$	5	$V_{OUT}$ =1.0V, $R_{EXT}$ =1.2k $\Omega$ OUT0 to OUT15, 1ch output on			±1.0	±1.5	%
Constant current error(IC to IC) (N rank)	$\Delta I_{OUT(IC)}$	5	$V_{OUT}$ =1.0V, $R_{EXT}$ =1.2k $\Omega$ OUT0 to OUT15 , 1ch output on			±1.0	±2.5	%
Constant current error(Ch to Ch) (N rank)	$\Delta I_{OUT(Ch)}$	5	$V_{OUT}$ =1.0V, $R_{EXT}$ =1.2k $\Omega$ OUT0 to OUT15, 1ch output on		_	±1.0	±2.5	%
Output OFF leak current	I <sub>OK</sub>	5 ((	V <sub>OUT</sub> =17V, R <sub>EXT</sub> =1.2kΩ	2, OUTn off	_		0.5	μА
Constant current output power supply voltage regulation	%V <sub>DD</sub>	5	$V_{DD}$ =3.0 to 3.6V, $V_{OUT}$ =1.0V, $R_{EXT}$ =1.2k $\Omega$ , OUT0 to OUT15, 1ch output on			±1	±5	%/V
Constant current output output voltage regulation	%V <sub>OUT</sub>	<b>5</b>	V <sub>OUT</sub> =1.0 to 3.0V, R <sub>EXT</sub> =1.2kΩ, OUT0 to OUT15, 1ch output on		_	±0.1	±0.5	%/V
Pull-down resistor	R <sub>DOWN</sub>	2	Test terminal is PWMC	LK, TRANS	250	500	750	kΩ
OOD voltage	VOOD	6	$R_{EXT}$ =200 $\Omega$ to 12k $\Omega$		0.2	0.3	0.4	V
OSD voltage	V <sub>OSD1</sub>	6	$R_{EXT}$ =200 $\Omega$ to 12k $\Omega$		V <sub>DD</sub> – 1.3	V <sub>DD</sub> – 1.4	V <sub>DD</sub> – 1.5	V
	V <sub>OSD2</sub>	6	$R_{EXT}$ =200Ω to 12kΩ		0.5 × V <sub>DD</sub>	$\begin{array}{c} 0.525 \times \\ V_{DD} \end{array}$	$0.55 \times V_{DD}$	٧
TSD start temperature	T <sub>TDS(ON)</sub>		Junction temperature		150	_		°C
TSD release temperature	T <sub>TSD(OFF)</sub>		Junction temperature		100	_	_	°C

# 20. Switching Characteristics

20-1)Switching Characteristics 1 (Unless otherwise specified,  $T_a = 25$  °C,  $V_{DD} = 5.0$  V)


				, -	, - 00			
Char	racteristics	Symbol	Test Circuit	Test Conditions	Min	Тур.	Max	Unit
Propagation SO	SCK↑-SOUT	t <sub>PD1U</sub>	7	Up edge trigger mode	6	16	30	
	SCK↓-SOUT	t <sub>PD1D</sub>	7	Down edge trigger mode	2	10	14	ns
	PWMCLK-OUT0	t <sub>PD2</sub>	7	$R_{EXT}$ =1.2k $\Omega$	<i>9</i> —	30	40	
Constant r i s e	current output t i m e	t <sub>or</sub>	7	10 to 90% at voltage waveform of OUTn R <sub>EXT</sub> =1.2kΩ		10	20	ns
Constant f a I I	current output t i m e	t <sub>of</sub>	7	90 to 10% at voltage waveform of OUTn R <sub>EXT</sub> =1.2kΩ	1	10	20	ns
Constant	current output	t <sub>DLY(ON)</sub>	7	$R_{EXT}$ =1.2k $\Omega$	2	4	9	ns
d e I a	y time	t <sub>DLY(OFF)</sub>	7	$R_{EXT}=1.2k\Omega$	(1)	> 4	9	ns

20-2)Switching Characteristics 2 (Unless otherwise specified, V<sub>DD</sub> = 3.3 V, T<sub>a</sub> = 25 °C)


				/ _ / _ / _ /				
Cha	racteristics	Symbol	Test Circuit	Test Conditions	Min	Тур.	Max	Unit
	SCK↑-SOUT	t <sub>PD1U</sub>	7	Up edge trigger mode	6	16	30	
Propagation d e l a v	SCK↓-SOUT	t <sub>PD1D</sub>	7	Down edge trigger mode	2	13	18	ns
u e i a y	PWMCLK-OUT0	t <sub>PD2</sub>	7(	R <sub>EXT</sub> =1.2kΩ	_	30	40	
Constant r i s e	current output t i m e	t <sub>or</sub>	7	10 to 90% at voltage waveform of OUTn R <sub>EXT</sub> =1.2kΩ	_	10	20	ns
Constant f a I I	current output t i m e	t <sub>of</sub>	7	90 to 10% at voltage waveform of $\overline{\text{OUTn}}$ R <sub>EXT</sub> =1.2k $\Omega$	_	10	20	ns
Constant	current output	t <sub>DLY(ON)</sub>	)7	$R_{EXT}$ =1.2k $\Omega$	2	6	12	ns
d e I a	y tim/e	t <sub>DLY(OFF)</sub>	7	$R_{\text{EXT}}=1.2k\Omega$	2	6	12	ns

#### 21.Test circuit


Test circuit 1 : High level SOUT output voltage / Low level SOUT output voltage




Test circuit 2: High level logic input current / Pull-down resistance




Test circuit 3: Low level logic input current




Test circuit 4: Power supply current



Test circuit 5 : Constant current error / Output OFF leak current
Constant current output power supply voltage regulation
Constant current output output voltage regulation




Test Circuit 6 : OOD voltage / OSD voltage




All output is set to turning on. Only one output is connected with the  $V_{OUT2}$  power supply, and other outputs are connected with the  $V_{OUT1}$  power supply.  $V_{OUT2}$  is changed and  $V_{OOD}/V_{OSD}$  is checked in the error detection result from each output terminal voltage and SOUT.






# 22.Timing waveform

## 22-1) SCK, TRANS, SIN, SOUT, PWMCLK



### 22-3)PWMCLK, OUT0 to OUT15




**OUTn** is a voltage waveform.

#### 23.Reference data


This data is provided for reference only. So, in designing for mass production, take enough care in evaluating IC operation.


Output Current – R<sub>EXT</sub> (The output gain control data is default.)



#### 24. Reference data

This data is provided for reference only. So, in designing for mass production, take enough care in evaluating IC operation.





#### Notes on design of ICs

#### 1. Regarding decoupling capacitor between power supply and GND

It is recommended that decoupling capacitor between power supply and GND should place as near IC as possible.

#### 2. Regarding resistors for setting of output current

When resistors for setting of output current ( $R_{\text{EXT}}$ ) are used commonly by many ICs, in designing for mass production, take enough care in evaluating IC operation.

#### 3. Regarding PCB layout

There is only one GND terminal on this device when the inductance in the GND line and the resistor are large, the device may malfunction due to the GND noise when output switching by the circuit board pattern and wiring.


Therefore, take care when designing the circuit board pattern layout and the wiring from the controller.





Package dimension P-HTSSOP24-0508-0.65-001

Unit: mm



#### **Notes on Contents**

#### 1. Block Diagrams

Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes.

#### 2. Equivalent Circuits

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

#### 3. Timing Charts

Timing charts may be simplified for explanatory purposes.

#### 4. Application Circuits

The application circuits shown in this document are provided for reference purposes only. Thorough evaluation is required, especially at the mass production design stage.

Toshiba does not grant any license to any industrial property rights by providing these examples of application circuits.

#### 5. Test Circuits

Components in the test circuits are used only to obtain and confirm the device characteristics. These components and circuits are not guaranteed to prevent malfunction or failure from occurring in the application equipment.



### **IC Usage Considerations**

#### Notes on handling of ICs

- [1] The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings.
  - Exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.
- [2] Use an appropriate power supply fuse to ensure that a large current does not continuously flow in case of over current and/or IC failure. The IC will fully break down when used under conditions that exceed its absolute maximum ratings, when the wiring is routed improperly or when an abnormal pulse noise occurs from the wiring or load, causing a large current to continuously flow and the breakdown can lead smoke or ignition. To minimize the effects of the flow of a large current in case of breakdown, appropriate settings, such as fuse capacity, fusing time and insertion circuit location, are required.
- [3] If your design includes an inductive load such as a motor coil, incorporate a protection circuit into the design to prevent device malfunction or breakdown caused by the current resulting from the inrush current at power ON or the negative current resulting from the back electromotive force at power OFF. IC breakdown may cause injury, smoke or ignition.
  - Use a stable power supply with ICs with built-in protection functions. If the power supply is unstable, the protection function may not operate, causing IC breakdown. IC breakdown may cause injury, smoke or ignition.
- [4] Do not insert devices in the wrong orientation or incorrectly.
  - Make sure that the positive and negative terminals of power supplies are connected properly.
  - Otherwise, the current or power consumption may exceed the absolute maximum rating, and exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.
  - In addition, do not use any device that is applied the current with inserting in the wrong orientation or incorrectly even just one time.
- [5] Carefully select external components (such as inputs and negative feedback capacitors) and load components (such as speakers), for example, power amp and regulator.
  - If there is a large amount of leakage current such as input or negative feedback condenser, the IC output DC voltage will increase. If this output voltage is connected to a speaker with low input withstand voltage, overcurrent or IC failure can cause smoke or ignition. (The over current can cause smoke or ignition from the IC itself.) In particular, please pay attention when using a Bridge Tied Load (BTL) connection type IC that inputs output DC voltage to a speaker directly.

#### Points to remember on handling of ICs

(1) Heat Radiation Design

In using an IC with large current flow such as power amp, regulator or driver, please design the device so that heat is appropriately radiated, not to exceed the specified junction temperature (T<sub>J</sub>) at any time and condition. These ICs generate heat even during normal use. An inadequate IC heat radiation design can lead to decrease in IC life, deterioration of IC characteristics or IC breakdown. In addition, please design the device taking into considerate the effect of IC heat radiation with peripheral components.

(2) Back-EMF

When a motor rotates in the reverse direction, stops or slows down abruptly, a current flow back to the motor's power supply due to the effect of back-EMF. If the current sink capability of the power supply is small, the device's motor power supply and output pins might be exposed to conditions beyond absolute maximum ratings. To avoid this problem, take the effect of back-EMF into consideration in system design.

(3) Thermal Shutdown Circuit

Thermal shutdown circuits do not necessarily protect ICs under all circumstances. If the thermal shutdown circuits operate against the over temperature, clear the heat generation status immediately.

Depending on the method of use and usage conditions, such as exceeding absolute maximum ratings can cause the thermal shutdown circuit to not operate properly or IC breakdown before operation.

#### **RESTRICTIONS ON PRODUCT USE**

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications.
  TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY
  HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN
  LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for specific
  applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used
  in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment,
  equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment
  used in finance-related fields. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For
  details, please contact your TOSHIBA sales representative.
- . Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of
  patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is
  granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR
  PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING
  WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT
  LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY
  AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION,
  INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF
  INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the
  design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass
  destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including,
  without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of
  Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use
  Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without
  limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF
  NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

