TOSHIBA



Semiconductor Company

Preface

Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, "Points of Note and Restrictions". Especially, take care below cautions.

CAUTION

How to release the HALT mode

Usually, interrupts can release all halts status. However, the interrupts = (NMI, INTO), which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 3 clocks of X1) with IDLE1 or STOP mode (IDLE2 is not applicable to this case). (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

Document Change Notification

The purpose of this notification is to inform customers about the launch of the Pb-free version of the device. The introduction of a Pb-free replacement affects the datasheet. Please understand that this notification is intended as a substitute for a revision of the datasheet.

Changes to the datasheet may include the following, though not all of them may apply to this particular device.

- 1. Part number
 - Example: TMPxxxxxF \rightarrow TMPxxxxxFG

All references to the previous part number were left unchanged in body text. The new part number is indicated on the prelims pages (cover page and this notification).

2. Package code and package dimensions

Example: LQFP100-P-1414-0.50C → LQFP100-P-1414-0.50F

All references to the previous package code and package dimensions were left unchanged in body text. The new ones are indicated on the prelims pages.

3. Addition of notes on lead solderability

Now that the device is Pb-free, notes on lead solderability have been added.

4. RESTRICTIONS ON PRODUCT USE

The previous (obsolete) provision might be left unchanged on page 1 of body text. A new replacement is included on the next page,

5. Publication date of the datasheet

The publication date at the lower right corner of the prelims pages applies to the new device.

1. Part number

Previous Part Number (in Body Text)	New Part Number
TMP95CW64F/TMP95CW65F	TMP95CW64FG/TMP95CW65FG

2. Package code and dimensions

Previous Package Code (in Body Text)	New Package Code
P-LQFP100-1414-0.50F	LQFP100-P-1414-0.50F

*: For the dimensions of the new package, see the attached Package Dimensions diagram.

3. Addition of notes on lead solderability

The following solderability test is conducted on the new device.

Solderability of lead free products

Test Parameter	Test Condition	Note
Solderability	Use of Sn-37Pb solder Bath Solder bath temperature = 230°C, Dipping time = 5 seconds The number of times = one, Use of R-type flux Use of Sn-3.0Ag-0.5Cu solder bath Solder bath temperature = 245°C, Dipping time = 5 seconds The number of times = one, Use of R-type flux (use of lead free)	Pass: Solderability rate until forming ≥ 95%

4. RESTRICTIONS ON PRODUCT USE

The following replaces the "RESTRICTIONS ON PRODUCT USE" on page 1 of body text.

RESTRICTIONS ON PRODUCT USE

• The information contained herein is subject to change without notice.

 TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or tailure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk.
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third parties.
- Please contact your sales representative for product-by-product details in this document regarding RoHS compatibility. Please use these products in this document in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses occurring as a result of noncompliance with applicable laws and regulations.
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.

5. Publication date of the datasheet

The publication date of this datasheet is printed at the lower right corner of this notification.

20070701-EN

(Annex)

Package Dimensions

LQFP100-P-1414-0.50F



CMOS 16-Bit Microcontrollers

TMP95CW64F / TMP95CW65F

1. Outline and Features

TMP95CW64/W65 is a high-speed 16-bit microcontroller designed for the control of various mid- to large-scale equipment. TMP95CW64 incorporates masked ROM, while TMP95CW65 has no ROM. Otherwise, all the functions of the products are the same.

TMP95CW64/W65 comes in a 100-pin flat package.

Listed below are the features.

- (1) High-speed 16-bit CPU (900/H CPU)
 - Instruction mnemonics are upward-compatible with TLCS-90/900
 - 16 Mbytes of linear address space
 - General-purpose registers and register banks
 - 16-bit multiplication and division instructions; bit transfer and arithmetic instructions
 - Micro DMA: Four-channels (640 ns / 2 bytes at 25 MHz)
- (2) Minimum instruction execution time: 160 ns (at 25 MHz)
- (3) Built-in RAM: 4 Kbytes Built-in ROM:

TMP95CW64	128 Kbyte ROM
TMP95CW65	No ROM

(4) External memory expansion

- Expandable up to 16 Mbytes (shared program/data area)
- External data bus width select pin (AM8/16)
- Can simultaneously support 8/16-bit width external data bus … Dynamic data bus sizing
- (5) 8-bit timers: 8 channels
 - With event counter function: 2 channels
- (6) 16-bit timer/event counter: 2 channels
- (7) General-purpose serial interface: 3 channels
- (8) 10-bit A/D converter: 8 channels

• The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

• The information contained herein is subject to change without notice.

[•] For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.

[•] TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

[•] The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.

[•] The products described in this document are subject to the foreign exchange and foreign trade laws.

TOSHIBA

- (9) 8-bit D/A converter: 2 channels
- (10) Watchdog timer
- (11) Chip select/wait controller: 4 blocks
- (12) Interrupts: 45 interrupts
 - 9 CPU interrupts: Software interrupt instruction and illegal instruction
 - 26 internal interrupts:
 - 20 Internal interrupts:
 10 external interrupts:
 Seven selectable priority levels

(13)	Input/output ports	TMP95CW64	81 pins
		TMP95CW65	55 pins

- (14) Standby mode
 Four HALT modes: RUN, IDLE2, IDLE1, STOP
- (15) Operating voltage
 - $V_{CC} = 2.7 3.3 V$
 - $V_{CC} = 4.5 5.5 V$

(16) Package

• 100-pin QFP: P-LQFP100-1414-0.50F



Note: Pin states after reset

//	Product	AM8/16	Pin function after reset
	TMP95CW64	Fixed to high level	Multi-use pins can select function in parentheses ().
	THERE	High level	Multi-use pins other than those marked by an asterisk can select functions in parentheses ().
TMP95CW65		Low level	Multi-use pins other than those marked by asterisk can select function in parentheses (). However, port 1 can select functions outside parentheses ().

Figure 1	TMP95CW64/TMP95CW65 Block Diagram
----------	-----------------------------------

2. Pin Assignment and Pin Functions

This section shows the TMP95CW64F/W65F pin assignment, and the names and an outline of the functions of the input/output pins.

2.1 Pin Assignment Diagram

Figure 2.1 is a pin assignment diagram for TMP95CW64F/W65F.



2.2 Pin Names and Functions

Table 2.2 shows the names and functions of the input/output pins.

Pin Name	Number of Pins	Input/Output	Function
P00 to P07	8	Input/output	Port 0: I/O port. Input or output specifiable in units of bits
/ D0 to D7			Data: Data bus 0 to 7
P10 to P17	8		Port 1: I/O port. Input or output specifiable in units of bits
/ D8 to D15			Data: Data bus 8 to 15
P20 to P27	8		Port 2: I/O port. Input or output specifiable in units of bits
/ A16 to A23			Address: Address bus 16 to 23
P30 to P37	8		Port 3: I/O port. Input or output specifiable in units of bits
	0		
/ A8 to A15		•	Address: Address bus 8 to 15
P40 to P47	8		Port 4: I/O port. Input or output specifiable in units of bits
/ A0 to A7		•	Address: Address bus 0 to 7
P50	1		Port 50: Output-only port
/ RD		Output	Read: Outputs strobe signal to read external memory (setting P5
			<p50> = 0 and P5FC <p50f> = 1 outputs strobe signal at all read</p50f></p50>
			timings)
P51	1	Output	Port 51: Output-only port.
/ WR		Output	Write: Outputs strobe signal to write data on pins D0 to D7
P52	1	Input/output	Port 52: I/O port (with built-in pull-up resistor)
/ HWR		Output	Upper write: Outputs strobe signal to write data on pins D8 to D15
P53	1	Input/output	Port 53: I/O port (with built-in pull-up resistor)
/ BUSRQ		Input	Bus request; Input pin to request external bus release
P54	1/	Input/output	Port 54: I/O port (with built-in pull-up resistor)
/ BUSAK		Output	Bus acknowledge: Output pin to acknowledge that CPU received
			BUSRQ and released external bus.
P55		Input/output	Port 55: 1/O port (with built-in pull up resistor)
/WAIT			Wait: Bus wait request pin for CPU (Effective when 1 + NWAIT mode,
	\mathbb{A}^{\sim}		or 0 + NWAIT mode. Set using chip select/wait control register.)
P56		Input/output	Port 56: I/O port (with built-in pull-up resistor)
/ INT0	>		Interrupt request pin 0: Interrupt request pin with programmable
	\triangleright		Hevel/rising edge. $\mathcal{I}^{\bullet} \subset \mathcal{I}^{\bullet}$
	-		

Table 2.2	Pin Names and Functions (1/4)
	This fullies and Fulletions (1/4)

Pin Name	Number of Pins	Input/Output	Function
P57	1	Input/output	Port 57: I/O port (with built-in pull-up resistor)
/ SCLK2		Input/output	Serial clock input/output 2
/ CTS2		Input	Serial data ready to send 2 (Clear-to-send)
P60	1	Output	Port 60: Output-only port
/ CS0		Output	Chip select 0: Outputs 0 if address is within specified address range
P61	1	Output	Port 61: Output-only port
/ CS1		Output	Chip select 1: Outputs 0 if address is within specified address range
P62	1	Output	Port 62: Output-only port
/ <u>CS2</u>		Output	Chip select 2: Outputs 0 if address is within specified address range
P63	1	Output	Port 63: Output-only port
/ CS3		Output	Chip select 3: Outputs 0 if address is within specified address range
P70	1	Input/output	Port 70: I/O port
/ TIO		Input	Timer input 0: Input pin for timer 0
/ INT1		Input	Interrupt request pin 1: Rising-edge interrupt request pin 🤳
P71	1	Input/output	Port 71: I/O port.
/TO1		Output	Timer output 1? Output pin for timer 0 or 1
P72	1	Input/output	Port 72: I/O port
/ TO3		Output	Timer output 3: Output pin for timer 2 or 3
/ INT2		Input	Interrupt request pin 2: Rising-edge interrupt request pin 🥑
P73	1	Input/output	Port 73: I/O port
/ TI4		Input	Timer input 4: Input pin for timer 4
/ INT3		Input	Interrupt request pin 3: Rising-edge interrupt request pin 🥑
P74	1//	Input/output	Port 74: I/O port
/ TO5		Output	Timer output 5: Output pin for timer 4 or 5
P75	1	Input/output	Port 75: I/O port
/TO7		Output	Timer output 7: Output pin for timer 6 or 7
/INT4		Input	Interrupt request pin 4: Rising-edge interrupt request pin 🦪
P80		Input/output	Port 80: I/O port (with built-in pull-up resistor)
/TxD0			Serial transmission data 0
P81		Input/output	Port 81: I/O port (with built-in pull-up resistor)
/ RxD0		Input	Serial receive data 0
P82	1	Input/output	Port 82: I/O port (with built-in pull-up resistor)
/ SCLK0		Input/output	Serial clock input/output 0
/ CTSO		Input	Serial data ready to send 0 (Clear-to-send)

Table 2.2Pin Names and Functions (2/4)

Pin Name	Number of Pins	Input/Output	Function
P83	1	Input/output	Port 83: I/O port (with built-in pull-up resistor)
/TxD1		Output	Serial transmission data 1
P84	1	Input/output	Port 84: I/O port (with built-in pull-up resistor)
/RxD1		Input	Serial receive data 1
P85	1	Input/output	Port 85: I/O port (with built-in pull-up resistor)
/ SCLK1		Input/output	Serial clock input/output 1
/ CTS1		Input	Serial data ready to send 1 (Clear-to-send)
P86	1	Input/output	Port 86: I/O port (with built-in pull-up resistor)
/TxD2		Output	Serial transmission data 2
P87	1	Input/output	Port 87: I/O port (with built-in pull-up resistor)
/ RxD2		Input	Serial receive data 2
P90	1	Input/output	Port 90: I/O port
/ TI8		Input	Timer input 8: Input pin for timer 8
/ INT5		Input	Interrupt request pin 5: Interrupt request pin with programmable
			rising/fatting edge
P91	1	Input/output	Port 91: I/O port
/ TI9		Input	Timer input 9: Input pin for timer 8
/ INT6		Input	Interrupt request pin 6: Rising edge interrupt request pin 🦪
P92	1	Input/output	Port 92: I/O port
/ TO8		Output	Timer output 8: Output pin for timer 8
P93	1	Input/output	Port 93: I/O port
/ TO9		Output	Timer output 9: Output pin for timer 8
P94	1//	Input/output	Port 94: I/O port
/TIA		Input	Timer input A: Input pin for timer 9
/ INT7		Input	Interrupt request pin 7: Interrupt request pin with programmable
			rising/falling edge
P95	1	Input/output	Port 95: 1/O port
/ TIB		Input	Timer input B: Input pin for timer 9
/ INT8	\square	Input	Interrupt request pin 8: Rising edge interrupt request pin
P96		Input/output	Port 96: I/O port
/TOA	>	Output	Timer input A: Output pin for timer 9
/TOB		Output	Timer input B: Output pin for timer 9
PA0 to PA2	3	Input	Port A0 to A2: Input-only port
/ AN0 to AN2		Input	Analog input 0 to 2: A/D converter input pins
PA3	1	Input	Port A3: Input-only port
/ AN3		Input	Analog input 3: A/D converter input pin
/ ADTRG		Input	External start trigger

Table 2.2 Pin Names and Functions (3/4)

Pin Name	Number of Pins	Input/Output	Function
PA4 to PA7	4	Input	Port A4 to A7: Input-only port
/ AN4 to AN7		Input	Analog input 4 to 7: A/D converter input pins
DAOUT0	1	Output	D/A output 0: D/A converter 0 output pin
DAOUT1	1	Output	D/A output 1: D/A converter 1 output pin
NMI	1	Input	Non-maskable interrupt request pin: Interrupt request pin with programmable falling edge or both falling and rising edge
CLK	1	Output	Clock output: Outputs external clock divided by 4. Pulled up during reset.
ĒĀ	1	Input	External access: With TMP95CW64, connect to VCC. With TMP95CW65, connect to GND.
AM8/16	1	Input	Address mode: External data bus width select pin With TMP95CW64: Connect this pin to VCC. Data bus width at external access can be set by chip select/wait control register. With TMP95CW65: Connect to GND when external 16-bit bus is fixed or external 8/16- bit buses are mixed. When external 8-bit bus is fixed, connect to VCC.
RESET	1	Input	Reset: Initializes TMP95CW64/W65 (with built-in pull-up resistor)
VREFH	1	Input	Reference voltage input pin for A/D converter (high)
VREFL	1	Input	Reference voltage input pin for A/D converter (low)
AVCC	1		Power supply pin for A/D converter and reference voltage input pin for D/A converter: Connect to power supply
AVSS	1		GND pin for A/D converter and reference voltage input pin for D/A converter: Connect to GND
X1/X2	2	Input/output	Oscillator connecting pin
VCC	3		Collector supply pin: Connect all VCC pins to power supply
VSS	3		GND pin: Connect all VSS pins to GND (0 V)

Table 2.2 Pin Names and Functions	(4/4)
---	-------

Note: Disconnect the pull-up resistors from pins other than $\overline{\text{RESET}}$ pin by software.

3. Operation

The following describes block by block the functions and basic operation of TMP95CW64/W65. Notes and restrictions for each block are outlined in "7, Use Precautions and Restrictions" at the end of this manual.

3.1 CPU

TMP95CW64/W65 incorporates a high-performance 16-bit CPU (900/H-CPU). For CPU operation, see the "TLCS-900/H CPU".

The following describes the unique functions of the CPU used in TMP95CW64/W65; these functions are not covered in the TLCS-900/H CPU section.

3.1.1 Reset

When resetting the TMP95CW64/W65 microcontroller, ensure that the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then hold the RESET input to low level for at least 10 system clocks (ten states: 0.8 μ s at 25 MHz). When the reset is accepted, the CPU:

• Sets as follows the program counter (PC) in accordance with the reset vector stored at address FFFF00H to FFFF02H:

```
PC (7:0) \leftarrow value at FFFF00H address
PC (15:8)\leftarrow value at FFFF01H address
PC (23:16) \leftarrow value at FFFF02H address
```

- Sets the stack pointer (XSP) to 100H.
- Sets bits <IFF2:0> of the status register (SR) to 111 (sets the interrupt level mask register to level 7).
- Sets the <MAX> bit of the status register to 1 (MAX mode). (Note: As this product does not support a MIN mode, don't write 0 to <MAX>.)
- Clears bits $\langle RFP2:0 \rangle$ of the status register to 000 (sets the register bank to 0).

When reset is released, the CPU starts executing instructions in accordance with the program counter settings. CPU internal registers not mentioned above do not change when the reset is released. When the reset is accepted, the CPU sets internal I/O, ports, and other pins as follows.

- Initializes the internal I/O registers.
- Sets the port pins, including the pins that also act as internal I/O, to general-purpose input or output port mode.
- Pulls up the CLK pin to high level.

(Note: During reset, do not reduce the external voltage level as this can cause malfunction.)



Figure 3.1 shows an example of the basic timing of the reset operation.



3.1.2 External Data Bus Width Selection (AM8/16 Pin)

(1) With TMP95CW64 (EA high level)

Connect the input pin to VCC. After a reset, this pin accesses ROM by the internal 16-bit bus. The data bus width for an external access depends on the setting in the <B0BUS>, <B1BUS>, <B2BUS>, or <BEXBUS> bit of the chip select/wait control registers. To access the 16-bit bus, set port 1 to D8 to D15.

(2) With TMP95CW65 (EA low level)

Selects the width of the external data bus by sampling the AM8/16 input pin at the rising edge of the reset signal.

• When AM8/16 = 10w level

P00 to P17 function as a 16-bit data bus (D0 to D15) (8- and 16-bit data bus width mixed, or 16-bit data bus width fixed).

The data bus width for an external access depends on the setting in the <B0BUS>, <B1BUS>, <B2BUS>, or <BEXBUS> bit of the chip select/wait control registers.

• When $AM8/\overline{16} = high level$

P00 to P07 function as an 8-bit data bus (D0 to D7) (external 8-bit data bus fixed). The <B0BUS>, <B1BUS>, <B2BUS>, or <BEXBUS> setting is ignored.

3.2 Memory Map

TMP95CW64/W65 uses 160 bytes of address space as an internal I/O area. This is allocated to address area 000000H to 00009FH. The CPU can access this internal I/O by direct addressing mode using short command code.

Figure 3.2 shows the memory map and the access widths for the CPU addressing modes.





 $^{\sim}$

4. Electrical Characteristics

4.1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Power Supply Voltage	V cc	-0.5 to +6.5	> V
Input Voltage	V IN	- 0.5 to Vcc + 0.5	V
Output current (total)	ΣI_{OL}	+120	mA
Output current (total)	Σloh	- 120	mA
Power Dissipation (Ta = + 70°C)	Ρ _D	600	mW
Soldering Temperature (10 s)	T _{SOLDER}	+260	°C
Storage Temperature	T _{STG}	-65 to +150	°C
Operating Temperature	T _{OPR}	-20 to +70	्र

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

4.2 DC Electrical Characteristics

(1) $Vcc = +5 V \pm 10\%$, $Ta = -20 to + 70^{\circ}C$ (fc = 8 to 25 MHz)

	(Typical values are for Ta = + 25°C, VCC = + 5 V.)									
Parameter	Symbol	Test Condition	Min	Max	Unit					
Input Low Voltage (D0 to 15) Port 2 to A (except P56, P70, P72, P73, P75)			-0.3 -0.3	0.8 0.3 Vcc	V V					
ŘESEŤ, <u>NMI</u> , INTÓ to 4 EA, AM8/16 X1	V 1L2 V 1L3 V 1L4		-0.3 -0.3 -0.3	0.25 Vcc 0.3 0.2 Vcc	V V V					
Input High Voltage (D0 to 15) Port 2 to A (except P56, P70, P72, P73, P75)	VIH VIH1		2.2 0.7 Vcc	Vcc + 0.3 Vcc + 0.3	V V					
ŘESEŤ, NMI, INTO to 4 EA, AM8/16 X1	V 1H2 V 1H3 V 1H4		0.75 Vcc Vcc – 0.3 0.8 Vcc	Vcc + 0.3 Vcc + 0.3 Vcc + 0.3	V V V					
Output Low Voltage	Vol	I-0L = 1.6 mA		0.45	V					
Output High Voltage	V он V он1 V он2	I _{OH} = - 400 μA I _{OH} = - 100 μA I _{OH} = - 20 μA	2.4 0.75 Vcc 0.9 Vcc		V V V					
Darlington Drive Current (8 Output Pins max.)	IDAR	V _{EXT} = 1.5 V R _{EXT} = 1.1 kΩ	-1.0	- 3.5	mA					
Input Leakage Current Output Leakage Current	+11 +10	0.0≦ Vin≦ Vcc 0.2≦ Vin≦ Vcc – 0.2	0.02 (Typ) 0.05 (Typ)	±5 ±10	μΑ μΑ					
Operating Current (RUN) IDLE2 IDLE1 STOP (Ta = - 20 to + 70°C) STOP (Ta = 0 to + 50°C)		fc = 25 MHz $0.2 \le Vin \le Vcc - 0.2$ $0.2 \le Vin \le Vcc - 0.2$	40 (Typ) 30 (Typ) 3.5 (Typ) 0.5 (Typ)	50 40 10 50 10	mA mA mA μA μA					
Power Down Voltage (@STOP, RAM Back up)	V STOP	$V_{1L2} = 0.2 Vcc,$ $V_{1H2} = 0.8 Vcc$	2.0	6.0	V					
Pull Up Registance	R _{RP}		45	160	kΩ					
Pin Capacitance	C IO	fc = 1 MHz		10	pF					
<u>Schmitt_Wi</u> dth RESET, NMI, INT0 to 4	V _{TH}		0.4	1.0 (Typ)	V					

Note: IDAR guarantees up to eight pins from any output port.

(2) Vcc = + 3 V \pm 10%, Ta = - 20 to + 70°C (fc = 4 to 10 MHz)

				·	,
Parameter	Symbol	Test Condition	Min	Max	Unit
Input Low Voltage (D0 to 15) Port 2 to A (except P56, P70, P72, P73, P75)	V IL V IL1		-0.3 -0.3	0,6 0,3 Vcc	V V
ŘESEŤ, NMI, INTO to 4 EA, AM8/16 X1	V IL2 V IL3 V IL4		-0.3 -0.3 -0.3	0.25 Vcc 0.3 0.2 Vcc	V V V
Input High Voltage (D0 to 15) Port 2 to A (except P56, P70, P72, P73, P75)	V IH V IH1		2.0 0.7 Vcc	Vcc + 0.3 Vcc + 0.3	V V
<u>RESET, NMI,</u> INTO to 4 EA, AM8/16 X1	V 1H2 V 1H3 V 1H4		0.75 Vcc Vcc – 0.3 0.8 Vcc	Vcc + 0.3 Vcc + 0.3 Vcc + 0.3	V V V
Output Low Voltage	Vol	l _{OL} = 1.6 mA (<u> </u>	0.45	V
Output High Voltage	Vон	I _{OH} = -400 μA	2.4	177)	V
Input Leakage Current Output Leakage Current	l _{LI} L _O	0.0≦ Vin≦ Vcc 0.2≦ Vin≦ Vcc – 0.2	0.02 (Тур) 0.05 (Тур)	±5 ±10	μ Α μ Α
Operating Current (RUN) IDLE2 IDLE1 STOP (Ta = - 20 to + 70°C) STOP (Ta = 0 to + 50°C)	l cc	fc = 10 MHz $0.2 \le Vin \le Vcc - 0.2$ $0.2 \le Vin \le Vcc - 0.2$	12 (Typ) 4.5 (Typ) 0.8 (Typ) 0.5 (Typ)	25 17 5 50 10	mA mA mA μA μA
Power Down Voltage (@ STOP, RAM Back up)	V STOP	V 1L2 = 0.2 Vcc, V 1H2 = 0.8 Vcc	2.0	6.0	V
Pull Up Registance	R _{RP}		70	400	kΩ
Pin Capacitance	C TO	fc = 1 MHz	(10	pF
<u>Schmitt_Wi</u> dth RESET, NMI, INT0 to 4	VTH		0.4	1.0 (Typ)	V

(Typical values are for $Ta = +25^{\circ}C$, VCC = +3 V.)



4.3 AC Electrical Characteristics

(1) $Vcc = +5 V \pm 10\%$, Ta = -20 to + 70°C

1)	Vcc = +5 V ± 10%, Ia = -20 to +70°C				\langle	(fc :	= 8 MHz	2 to 25 l	MHz)
No.	Parameter	Symbol	Forr	nula	20 1	ØĤz	25 N	ЛНz	Unit
NO.			Min	Max	Min	Max	Min	Max	Unit
1	Oscillation cycle (= x)	tosc	40	125	50		40		ns
2	Clock pulse width	t _{CLK}	2.0x – 40	\sim	60	())	40		ns
3	A0 to 23 valid \rightarrow Clock hold	t _{AK}	0.5x – 20		5	Ľ	0		ns
4	Clock valid \rightarrow A0 to 23 hold	t _{KA}	1.5x – 60		15		0		ns
5	A0 to 23 valid $\rightarrow \overline{RD}/\overline{WR}$ fall	t _{AC}	1.0x – 20		30		20		ns
6	$\overline{\text{RD}}/\overline{\text{WR}}$ rise \rightarrow A0 to 23 hold	t _{CA}	0.5x – 20	λ	5				ns
7	A0 to 23 valid \rightarrow D0 to 15 input	t _{AD}		3.5x-40		135		100	ns
8	$\overline{\text{RD}}$ fall \rightarrow D0 to 15 input	t _{RD}		2.5x-45	~	80		55	ns
9	RD low pulse width	t _{RR}	2.5x – 40	\bigcirc	85		60		ns
10	10 $\overline{\text{RD}}$ rise \rightarrow D0 to 15 hold		0		0	\mathbb{N}	M		ns
11	11 WR low pulse width		2.5x - 40	\sim	85		60		ns
12	D0 to 15 valid $\rightarrow \overline{WR}$ rise	t _{DW}	2.0x – 40		60	\mathcal{D}	40		ns
13	\overline{WR} rise \rightarrow D0 to 15 hold	twp	0.5x - 10	(7/5		10		ns
14	A0 to 23 valid $\rightarrow \overline{\text{WAIT}}$ input $\begin{pmatrix} 1 & \text{WAIT} \\ + & n & \text{mode} \end{pmatrix}$	taw		3.5x - 90	\mathcal{O}	85		50	ns
	A0 to 23 valid $\rightarrow \overline{\text{WAIT}}$ input $\begin{pmatrix} 0 + \eta \text{ WAIT} \\ \text{mode} \end{pmatrix}$	taw	> /	1.5x – 40		35		20	ns
15	$\overline{\text{RD}}/\overline{\text{WR}} \text{ fall} \rightarrow \overline{\text{WAIT}} \text{ hold } (\stackrel{1 \text{ WAIT}}{+ \text{ n mode}})$	tcw	2.5x + 0	$\langle \rangle$) 125		100		ns
	$\overline{\text{RD}}/\overline{\text{WR}} \text{ fall} \rightarrow \overline{\text{WAIT}} \text{ hold } (\stackrel{0+n}{\text{mode}} \stackrel{\text{WAIT}}{\text{mode}})$	tcw	0.5x + 0		25		20		ns
16	$\overline{\mathrm{WR}}$ rise \rightarrow PORT valid	t _{CP}	\land	200		200		200	ns
17	CS Low pulse width (PSRAM mode)	t _{CE}	3.0x – 40		110		80		ns
18	$\overline{\text{CS}}$ fall \rightarrow D0 to 15 input (PSRAM mode)	t _{CEA}		3.0x – 60		90		60	ns
19	Address setup time (PSRAM mode)	tpasc	0.5x-15		10		5		ns
20	CS precharge time (PSRAM mode)	tpp	1.0x – 10		40		30		ns

AC measuring conditions

- Output level: High 2.2 V/Low 0.8 V , CL = 50 pF
- Input level: High 2.4 V / Low 0.45 V (D0 to D15)
 - High 0.8 Vcc / Low 0.2 Vcc (except for D0 to D15)

(-)	$vcc = +3 v \pm 10\%$, $ra = -20 to +70 c$				(fc = 4 №	MHz to 10 l	MHz)
No.	Parameter	Symbol	Forr	nula	<10 N	ЛHz	Unit
NO.	Parameter	Symbol	Min	Max	Min	Max	Unit
1	Oscillation cycle (= x)	tosc	100	250	100	\sum	ns
2	Clock pulse width	t _{CLK}	2.0x – 70		130		ns
3	A0 to 23 valid $\rightarrow \overline{RD}/\overline{WR}$ fall	t _{AC}	1.0x – 60	\sim	((/40 <		ns
4	$\overline{\text{RD}}/\overline{\text{WR}}$ rise \rightarrow A0 to 23 hold	t _{CA}	0.5x – 40		Ð		ns
5	A0 to 23 valid \rightarrow D0 to 15 input	t _{AD}		3.5x – 125		225	ns
6	$\overline{\text{RD}}$ fall \rightarrow D0 to 15 input	t _{RD}		2.5x - 115		135	ns
7	RD Low pulse width	t _{RR}	2.5x – 40		210	\square	ns
8	$\overline{\text{RD}}$ rise \rightarrow D0 to 15 hold	t _{HR}	0		0	24	ns
9	WR Low pulse width	tww	2.5x – 40	770	210	45 \	> ns
10	D0 to 15 valid $\rightarrow \overline{WR}$ rise	t _{DW}	2.0x – 120	\bigcirc	80		ns
11	$\overline{\text{WR}}$ rise \rightarrow D0 to 15 hold	t _{WD}	0.5x - 40		10	<u> </u>	ns
12	A0 to 23 valid $\rightarrow \overline{\text{WAIT}}$ input $\begin{pmatrix} 1 & \text{WAIT} \\ + & n & \text{mode} \end{pmatrix}$	t _{AW}		3.5x – 130	6	220	ns
	A0 to 23 valid $\rightarrow \overline{\text{WAIT}}$ input $\begin{pmatrix} 0 + \eta \text{ WAIT} \\ \text{mode} \end{pmatrix}$	t _{AW}	$\langle \rangle >$	1.5x – 80		70	ns
13	$\overline{\text{RD}}/\overline{\text{WR}} \text{ fall} \rightarrow \overline{\text{WAIT}} \text{ hold } (^{1 \text{WAIT}}_{+ \text{n mode}})$	tcw	2.5x+0	(250	r	ns
	$\overline{\text{RD}}/\overline{\text{WR}} \text{ fall} \rightarrow \overline{\text{WAIT}} \text{ hold } (^{0+n \text{ WAIT}}_{\text{mode}})$	tcw	0.5x + 0		50		ns
14	\overline{WR} rise \rightarrow PORT valid	t _{CP}	\supset /	200		200	ns
15	CS Low pulse width (PSRAM mode)	tce	3.0x – 70	>)	230		ns
16	$\overline{\text{CS}}$ fall \rightarrow D0 to 15 input (PSRAM mode)	t CEA		3.0x - 160		140	ns
17	Address setup time (PSRAM mode)	t _{PASC}	0.5x - 30		20		ns
18	CS precharge time (PSRAM mode)	tpp	1.0x - 40	γ	60		ns

(2) $Vcc = +3 V \pm 10\%$, Ta = -20 to + 70°C

AC measuring conditions

- Output level: High 0.7x Vcc / Low 0.3x Vcc, CL = 50 pF
- Input level: High 0.9x Vcc / Low 0.1x Vcc

TOSHIBA

(3) Read Cycle



TOSHIBA

(4) Write Cycle



4.4 Serial Channel Timing

- (1) I/O interface mode
 - ① SCLK input mode



 $\begin{array}{l} Vcc = +5 \,V \pm 10\%, Ta = -20 \,to \, +70^{\circ} C \,(fc = 8 \,to \, 25 \,MHz) \\ Vcc = +3 \,V \pm 10\%, Ta = -20 \,to \, +70^{\circ} C \,(fc = 4 \,to \, 10 \,MHz) \end{array}$

Parameter	Sumbol	Form	10	MHz	25	Unit		
Parameter	Symbol	Min	Max 🔨	Min	Max	Min	Max	Unit
SCLK cycle	t _{SCY}	16x		1.6	\bigcirc	0.64		μ S
Output Data → SCLK rise/fall*	t _{OSS}	t _{SCY} /2 – 5x – 50	(250		70		ns
SCLK rise/fall*→Output Data hold	t _{OHS}	5x – 100		400	17	100		ns
SCLK rise/fall*→input data hold	t _{HSR}	0	\frown	6	\mathcal{V}	0	(ns
SCLK rise/fall*→valid data input	t _{SRD}		t _{SCY} – 5x – 100	/	1000		340	ns

*) SCLK rise/fall: In SCLK rising edge mode, SCLK rising edge timing, in SCLK falling edge mode, SCLK falling edge timing

② SCLK output mode

$Vcc = +5V \pm 10\%$	Ta = - 20 to + 70°C (fc = 8 to 25 MHz)
	Ta = − 20 to + 70°C	

Deremeter	Sumbol	Formula			10 MHz 25 MH				
Parameter	Symbol	Min	💛 Max	Min	Max	Min	Max	Unit	
SCLK cycle (programmable)	t _{SCY}	16x	8192x	1.67	819.2	0.64	327.6	μ S	
Output Data \rightarrow SCLK rising edge	t _{OSS}	t _{SCY} – 2x – 150		1250))	410		ns	
SCLK rising edge \rightarrow Output Data hold	t _{OHS}	2x-80		120		0		ns	
SCLK rising edge \rightarrow Input Data hold	t _{HSR}	0	\leq	0		0		ns	
SCLK rising edge \rightarrow valid data input	t _{SRD}		t _{SCY} – 2x – 150	//	1250		410	ns	



(2) UART Mode (SCLK0 to 2 External Input)

 $\begin{array}{l} Vcc = +5 \ V \pm 10\%, \ Ta = -20 \ to \ +70^{\circ} C \ (fc = 8 \ to \ 25 \ MHz) \\ Vcc = +3 \ V \pm 10\%, \ Ta = -20 \ to \ +70^{\circ} C \ (fc = 4 \ to \ 10 \ MHz) \end{array}$

						•		
	Sumbol	Formula			10 MHz		25 MHz	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
SCLK cycle	t _{SCY}	4x + 20		420		180		ns
Low-level SCLK pulse width	t _{SCYL}	2x + 5		205		85		ns
High-level SCLK pulse width	t _{SCYH}	2x + 5		205		85		ns

A/D Conversion Characteristics 4.5

Vcc = + 5 V ± 10%, Ta = − 20 to + 70°C (fc = 8 to 25 MH Vcc = + 3 V ± 10%, Ta = − 20 to + 70°C (fc = 4 to 10 MH							
Param	eter	Symbol	Test Conditions	Min	Тур	Max	Unit
A/D analog reference	supply voltage (+)	V _{REFH}		Vcc – 0.2		Vcc	
A/D analog reference	supply voltage (–)	V _{REFL}		Vss	$\left(\begin{array}{c} \\ \\ \\ \end{array} \right)$	Vss + 0.2	
Analog reference voltage		AV _{CC}		Vcc - 0.2	// {}	Vcc	v
Analog reference volta	age	AV _{SS}		Vss	\bigcirc	Vss + 0.2	
Analog input voltage		V _{AIN}		VREFL		V _{REFH}	
Analog reference	<vrefon> = 1</vrefon>	I _{REF}	Vcc = 5 V ± 10%) /	3.7	mA
voltage supply			Vcc = 3 V ± 10%			2.2	
current	< VREFON $>$ = 0		Vcc = 2.7 to 5.5 V	$\langle \rangle$	0.02	5.0	μA
Total tolerance		ET	Vcc = 5 V ± 10%		± 1	±3	
(excludes quantization	n error)		Vcc = 3 V ± 10%	7~~	±1	±3	LSB

Note 1: $1LSB = (VREFH - VREFL) / 2^{10} [V]$

Note 2: Power supply current ICC from the VCC pin includes the power supply current from the AVCC pin.

4.6 **D/A Conversion Characteristics**

Vcc = + 5 V ± 10%, Ta = - 20 to + 70°C (fc = 8 to 25 MHz) $Vcc = +3V \pm 10\%$, $Ta = -20 \text{ to } + 70^{\circ}C$ (fc = 4 to 10 MHz)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Analog reference voltage	AV _{CC}		Vcc – 0.2		Vcc	v
Analog reference voltage	AVSS	(\bigcirc)	V _{SS}		Vss + 0.2	v
Total tolerance		$R = 1 M\Omega$ (Note)	~		7.0	LSB
	($R = 5 M\Omega$ (Note)			4.0	LSB
	\ \	$R = 10 M\Omega$ (Note)			3.5	LSB
Differential linear error	$\overline{\alpha}$			2.0		LSB

Note: R is the external load resistance on the D/A converter output pin (DAOUT0, DAOUT1).

4.7 Event Counter (External Input Clocks: TIO, TI4, TI8, TI9, TIA, TIB)

 $V_{cc} = +5V \pm 10\%$, Ta = -20 to +70°C (fc = 8 to 25 MHz) $V_{cc} = +3V \pm 10\%$ Ta = -20 to +70°C (fc = 4 to 10 MHz)

			= + 3 V ± 10%, 1	a = -2	010 + /	0 0 0 0	= 4 10 11	
Parameter	Symbol	Calculator		10 MHz		25 MHz		Unit
		🔷 Min	Max	Min	Max	Min	Max	Unit
External input clock cycle	t _{VCK}	8x + 100		900		420		ns
External low-level input clock pulse width	t _{VCKL}	4x + 40		440		200		ns
External high-level input clock pulse width	tVCKH	4x + 40		440		200		ns

Interrupt Operation 4.8

Vcc = $+5 V \pm 10\%$, Ta = $-20 \text{ to } + 70^{\circ}\text{C}$ (fc = 8 to 25 MHz) Vcc = $+3 V \pm 10\%$, Ta = $-20 \text{ to } + 70^{\circ}\text{C}$ (fc = 4 to 10 MHz)

Parameter	Symbol	Calcu	10 MHz		25 MHz		Unit	
		Min	Max	Min	Max	Min	Max	Unit
NMI, INTO to 4 low-level pulse width	t _{INTAL}	4x		400		160		ns
NMI, INT0 to 4 high-level pulse width	t _{INTAH}	4x		400		160		ns
INT5 to INT8 low-level pulse width	t _{INTBL}	8x + 100		900		420		ns
INT5 to INT8 high-level pulse width	t _{INTBH}	8x + 100		900		420		ns

 $20 \pm 0.17 = 70^{\circ}C (f_c = 4 \pm 0.10 \text{ MHz})$

 $Vcc = +5 V \pm 10\%$, Ta = -20 to + 70°C (fc = 8 to 25 MHz)

V/cc = + 2V + 100/c To =

4.9 Bus Request/Bus Acknowledge Timing

		VUC =	$= +3V \pm 10\%$,	1a = 72	010 +7	0 C (IC=	4 10 10	IVITZ)
Parameter	Symbol	Calculator		10 MHz		25 MHz		
		Min	Max	Min	Max	Min	Max	Unit
BUSRQ setup time for CLK	t _{BRC}	120		120		120		ns
$CLK \rightarrow \overline{BUSAK}$ fall	t _{CBAL}		2.0x + 120	\mathbb{N}	320		200	ns
$CLK \rightarrow \overline{BUSAK}$ rise	t _{CBAH}		0.5x + 40		90		60	ns
Time from output buffer off until BUSAK falling edge	t _{ABA}	0	80		80	0	80	ns
Time from BUSAK rising edge until output buffer on	t _{BAA}	0	80	0	80	0	80	ns



Note 1. When BUSRQ goes to low level to request bus release, if the current bus cycle is yet complete due to a wait, the bus is not released until the wait completes.

Note 2: The dotted line indicates only that the output buffer is off, not that the signal is at middle level. Immediately after bus release, the signal level prior to the bus release is held dynamically by the external load capacitance. Therefore, designs should allow for the fact that when using an external resistor or similar to fix the signal level while the bus is released, after bus release a delay occurs before the signal goes to its fixed level (due to the CR time constant). The internal programmable pullup resistor continues to function in accordance with the internal signal level.