TOSHIBA



TOSHIBA CORPORATION

Semiconductor Company

Document Change Notification

The purpose of this notification is to inform customers about the launch of the Pb-free version of the device. The introduction of a Pb-free replacement affects the datasheet. Please understand that this notification is intended as a temporary substitute for a revision of the datasheet.

Changes to the datasheet may include the following, though not all of them may apply to this particular device.

- 1. Part number
 - Example: TMPxxxxxF TMPxxxxxFG

All references to the previous part number were left unchanged in body text. The new part number is indicated on the prelims pages (cover page and this notification).

2. Package code and package dimensions

Example: LQFP100-P-1414-0.50C LQFP100-P-1414-0.50F

All references to the previous package code and package dimensions were left unchanged in body text. The new ones are indicated on the prelims pages.

3. Addition of notes on lead solderability

Now that the device is Pb-free, notes on lead solderability have been added.

4. RESTRICTIONS ON PRODUCT USE

The previous (obsolete) provision might be left unchanged on page 1 of body text. A new replacement is included on the next page,

5. Publication date of the datasheet

The publication date at the lower right corner of the prelims pages applies to the new device.

1. Part number

2. Package code and dimensions

Previous Part Number (in Body Text)	Previous Package Code (in Body Text)	New Part Number	New Package Code	OTP
TMP87C446N	SDIP42-P-600-1.78	TMP87C446NG	SDIP42-P-600-1.78	TMP87PH46NG
TMP87C846N	SDIP42-P-600-1.78	TMP87C846NG	SDIP42-P-600-1.78	TMP87PH46NG
TMP87CH46N	SDIP42-P-600-1.78	TMP87CH46NG	SDIP42-P-600-1.78	TMP87PH46NG

*: For the dimensions of the new package, see the attached Package Dimensions diagram.

3. Addition of notes on lead solderability

The following solderability test is conducted on the new device.

Lead solderability of Pb-free devices (with the G suffix)

Test	Test Conditions	Remark
Solderability	 (1) Use of Lead (Pb) solder bath temperature = 230°C dipping time = 5 seconds the number of times = once use of R-type flux (2) Use of Lead (Pb)-Free solder bath temperature = 245°C dipping time = 5 seconds the number of times = once use of R-type flux 	Leads with over 95% solder coverage till lead forming are acceptable.

use of h-typ				
	$(\bigcirc$		>	
		\supset		
	\geq			

20070701-EN

4. RESTRICTIONS ON PRODUCT USE

The following replaces the "RESTRICTIONS ON PRODUCT USE" on page 1 of body text.

RESTRICTIONS ON PRODUCT USE

• The information contained herein is subject to change without notice.

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk.
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third parties.
- Please contact your sales representative for product-by-product details in this document regarding RoHS compatibility. Please use these products in this document in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses occurring as a result of noncompliance with applicable laws and regulations.
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.

5. Publication date of the datasheet

The publication date of this datasheet is printed at the lower right corner of this notification.

(Annex)

Package Dimensions

SDIP42-P-600-1.78



P-SDIP42-600-1.78

TATATATATA

TMP87C446N TMP87C846N

TMP87CH46N

TMP87PH46N

CMOS 8-Bit Microcontroller

TMP87C446N, TMP87C846N, TMP87CH46N

87C446/846/H46 are high speed and high performance 8-bit single chip microcomputers. These MCU contain CPU core, ROM, RAM, input/output ports, an A/D converter, six multi-function timer/counters, a serial interface, a high speed serial output, and two clock generators on a chip.

Part No.	ROM	RAM	Package	OTP version
TMP87C446N	4 K x 8-bit			$\langle \rangle$
TMP87C846N	8 K x 8-bit	512 x 8-bit	P-SDIP42-600-1.78	TMP87PH46N
TMP87CH46N	16 K x 8-bit			

Features

- ◆8-bit single chip microcomputer TLCS-870 Series
- \clubsuit Instruction execution time: 0.5 μ s (at 8 MHz), 122 μ s (at 32.768 kHz)
- 412 basic instructions
 - Multiplication and Division (8 bits × 8 bits, 16 bits ÷ 8 bits)
 - Bit manipulations (Set/Clear/Complement/Move/Test/Exclusive or)
 - 16-bit data operations
 - 1-byte jump/subroutine-call (Short relative jump / Vector call)
- 14 interrupt sources (External: 6, Internal: 8)
 - All sources have independent latches each, and nested interrupt control is available.
 - 4 edge-selectable external interrupts with noise reject.
 - High-speed task switching by register bank changeover
- 5 Input/Output ports (35 pins)
 - High current output: 8pins (typ. 20 mA)

030619EBP1

- The information contained herein is subject to change without notice.
- The information contained herein is subject to change without butter. The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No Icense is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress.
- It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in

- It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.. The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments medical instruments. transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk
- The products described in this document are subject to the foreign exchange and foreign trade laws.

TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.

For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.

- Two 16-bit Timer/Counters
 - Timer, Event counter, Programmable pulse generator output, Pulse width measurement, External trigger timer, Window modes
- Two 8-bit Timer/Counters
 - Timer, Event counter, Capture (Pulse width/duty measurement), PWM output, Programmable divider output modes
- Time Base Timer (Interrupt frequency: 1 Hz to 16 kHz)
- Divider output function (frequency: 1 kHz to 8 kHz)
- Watchdog Timer
- 8-bit Serial Interface
 - With 8 bytes transmit/receive data buffer
 - Internal/external serial clock, and 4/8-bit mode
- 8-bit High Speed Serial Output (rate: max. 1 bit / رجع)
- 8-bit successive approximate type A/D converter with sample and hold
 - 8 analog inputs
 - Conversion time: 23 μ s / 92 μ s at 8 MHz programmable selectable
- Dual clock operation
- Five Power saving operating modes
 - STOP mode: Oscillation stops. Battery/Capacitor back-up. Port output hold/high-impedance.
 - SLOW mode: Low power consumption operation using low-frequency clock (32.768 kHz).
 - IDLE1 mode: CPU stops, and Peripherals operate using high-frequency clock. Release by interrupts.
 - IDLE2 mode: CPU stops, and Peripherals operate using high and low frequency clock. Release by interrupts.
 - SLEEP mode: CPU stops, and Peripherals operate using low-frequency clock. Release by interrupts.
- ♦ Wide operating voltage: 2.7 to 5.5 V at 4.2 MHz / 32.768 kHz, 4.5 to 5.5 V at 8 MHz / 32.768 kHz
- ◆Emulation Pod: BM87CH47U0A

Pin Assignments (Top View)

P-SDIP42-600-1.78



Pin Function

Pin Name	Input / Output	Function			
P07 to P00	I/O				
P17, P16	I/O	Two 8-bit programmable input/output ports (tri-state).			
P15 (TC2)	l/O (Input)	Each bit of these ports can be	Timer/Counter 2 input		
P14 (PPG)		individually configured as an input or an	Programmable pulse generator output		
P13 (DVO)	··· I/O (Output)	output under software control. During reset, all bits are configured as	Divider output		
P12 (INT2 / TC1)		inputs. When used as a divider output or a PPG	External interrupt input 2 or Timer/Counter 1 input		
P11 (INT1)	l/O (Input)	output, the latch must be set to "1".	External interrupt input 1		
P10 (INTO)			External interrupt input 0		
P22 (XTOUT)	I/O (Output)	3-bit input/output port with latch	Resonator connecting pins (32.768kHz).		
P21 (XTIN)		When used as an input port, the latch	For inputting external clock, XTIN is used and XTOUT is opened.		
P20 (INT5/STOP)	··· I/O (Input)	must be set to "1".	External interrupt input 5 or STOP mode release signal input		
P67 (AIN7) to P60 (AIN0)	I/O (Output)	8-bit programmable input/output port (tri-state). Each bit of the port can be individually configured as an input or an output under software control.	A/D converter analog inputs		
P77 (HSO)			HSO serial data output		
P76 (HSCK)		8-bit programable input/output port (tri-state).	HSO serial clock output		
P75 (SO)	··· I/O (Output)		SIO serial data output		
P74 (SI)			SIO serial data input		
P73 (SCK)	1/0 (1/0)	When used as an input port, a SIO input/output, an external interrupt input	SIO serial clock input/output		
P72 (PWM / PDO)	l/O (Output)	or a <u>PWM/PDO</u> output, the latch must be set to "1".	8-bit PWM output or 8-bit programmable divider output		
P71 (INT4)			External interrupt input 4		
P70 (INT3 / TC3)	··· I/O (Input)		External interrupt input 3 or Timer/Counter 3 input		
XIN, XOUT	Input, Output	Resonator connecting pins for high-frequer For inputting external clock, XIN is used and	ncy clock.		
RESET	1/0	Reset signal input or watchdog timer output/address-trap-reset output/system-clo reset output.			
TEST	Input	Test pin for out-going test. Be tied to low.			
VDD, VSS		+ 5 V, 0 V (GND)			
VAREF	Power Supply	Analog reference voltage input			

OPERATIONAL DESCRIPTION

1. CPU CORE FUNCTIONS

The CPU core consists of a CPU, a system clock controller, an interrupt controller, and a watchdog timer. This section provides a description of the CPU core, the program memory (ROM), the data memory (RAM), and the reset circuit.

1.1 Memory Address Map

The TLCS-870 Series is capable of addressing 64K bytes of memory. Figure 1-1 shows the memory address maps of the 87C446/846/H46. In the TLCS-870 Series, the memory is organized 4 address spaces (ROM, RAM, SFR, and DBR). It uses a memory mapped I/O system, and all I/O registers are mapped in the SFR/DBR address spaces. There are 16 banks of general-purpose registers. The register banks are also assigned to the first 128 bytes of the RAM address space.



1.2 Program Memory (ROM)

The 87C446 has an $4K \times 8$ -bit (addresses $F000_H$ -FFFF_H), the 87C846 has a $8K \times 8$ -bit (addresses $E000_H$ -FFFF_H), and the 87CH46 has a $16K \times 8$ -bit (address $C000_H$ -FFFF_H) of program memory (mask programmed ROM).

Addresses FF00_H-FFFF_H in the program memory can also be used for special purposes.

- Interrupt / Reset vector table (addresses FFE0_H-FFFF_H)
 This table consists of a reset vector and 15 interrupt vectors (2 bytes/vector). These vectors store a reset start address and interrupt service routine entry addresses.
- (2) Vector table for vector call instructions (addresses FFC0_H-FFDF_H) This table stores call vectors (subroutine entry address, 2 bytes/vector) for the vector call instructions [CALLV n]. There are 16 vectors. The CALLV instruction increases memory efficiency when utilized for frequently used subroutine calls (called from 3 or more locations).
- (3) Entry area (addresses FF00_H-FFFF_H) for **page call** instructions This is the subroutine entry address area for the page call instructions [CALLP n]. Addresses FF00_H-FFBF_H are normally used because address FFC0_H-FFFF_H are used for the vector tables.

Programs and fixed data are stored in the program memory. The instruction to be executed next is read from the address indicated by the current contents of the program counter (PC). There are relative jump and absolute jump instructions. The concepts of page or bank boundaries are not used in the program memory concerning any jump instruction.

inemery concerning any jump modiaction.	
	Address ROM
Example: The relationship between	the C000 _H contents
jump instructions and the PC.	
 5-bit PC-relative jump [JRS cc, \$+2+ 	Example : The relationship between ROM Contents
E8C4H: JRS T, \$ + 2 + 08H	FF00 and Call group
When JF = 1, the jump is made to E80	
which is 08 _H added to the contents of	the Reset
PC. (The PC contains the address of	
instruction being executed	- 2; FF7B CALLP 7BH ; PC ← FF7B _H
therefore, in this case, the PC conte	
are $E8C4_{H} + 2 = E8C6_{H}$.)	FFC0 call vector (L) 56 CALLV 0H ; PC ← C856 _H
	FFC1 call vector (H) C8
② 8-bit PC-relative jump [JR cc, \$+2+d	FFC2
E8C4H ; JR Z, \$ + 2 + 80H	
When $ZF = 1$, the jump is made to $E8^4$	6 _H ,
which is FF80 _H (–128) added to	the FFDF
current contents of the PC.	FFE0 $ $ interrupt vector (L) 68 INT5 ; PC \leftarrow D368 _H
	FFE1 interrupt vector (H) D3
③ 16-bit absolute jump [JP a]	FFE2
E8C4H : JP 0C235H	
An unconditional jump is made	to FFFD
address C235 _H . The absolute ju	
instruction can jump anywhere wit	hin FFFF reset vector (H) C0
the entire 64K-bytes space.	Eiguro 1.2 Program Momery Man
	Figure 1-2. Program Memory Map

In the TLCS-870 Series, the same instruction used to access the data memory (e.g. [LD A, (HL)]) is also used to read out fixed data (ROM data) stored in the program memory. The register-offset PC-relative addressing (PC + A) instructions can also be used, and the code conversion, table look-up and n-way multiple jump processing can easily be programmed.

Example 1 :	Loads the ROM contents at the address specified by the HL register pair contents into the accumulator (87CH46 : $HL \ge C000_H$):				
	LD	A, (HL)	; A←ROM (HL)		
Example 2 :	output 1 ADD LD	to port P0 after e	ent code (common anode LED). When executing the following program: ; P0 ←ROM (TABLE + A)	$A = 05_{H}, 92_{H} \text{ is}$	
TABLE :	DB	0C0H, 0F9H, 0A4	H, 0B0H, 99H, 92H, 82H, 0D8H, 80H, 98H	eĂĂċ	
SNEXT :				e de la c	
Notes : "\$	5″ is a heade	er address of ADD in	struction.	d	
Di	B is a byte d	ata difinition instruc	ction.	SHLC A	
	-				
Example 3 :	N-way n	nultiple jump in a	accordance with the contents of	JP (PC+A) -	
•		lator ($0 \le A \le 3$):		34	
	SHLC	Α	; if $A = 00_{\text{H}}$ then $PC \leftarrow C234_{\text{H}}$	<u>C2</u>	
	JP	(PC + A)	if $A = 01_{H}$ then $PC \leftarrow C378_{H}$		
		. ,	if $A = 02_{H}$ then PC \leftarrow DA37 _H	37	
			if $A = 03_{H}$ then $PC \leftarrow E1B0_{H}$	DA	
	DW	0C234H. 0C378	BH, 0DA37H, 0E1B0H	BO	
Note : D	W is a word	data definition inst		E1	

1.3 Program Counter (PC)

The program counter (PC) is a 16-bit register which indicates the program memory address where the instruction to be executed next is stored. After reset, the user defined reset vector stored in the vector table (addresses FFFF_H and FFFE_H) is loaded into the PC ; therefore, program execution is possible from any desired address. For example, when CO_H and $3E_H$ are stored at addresses FFFF_H and FFFE_H, respectively, the execution starts from address $CO3E_H$ after reset.

The TLCS-870 Series utilizes pipelined processing (instruction pre-fetch); therefore, the PC always indicates 2 addresses in advance. For example, while a 1-byte instruction stored at address $C123_{\rm H}$ is being executed, the PC contains $C125_{\rm H}$.



1.4 Data Memory (RAM)

The 87C446/846/H46 have a 512K \times 8-bit (address 0040_H-023F_H) of data memory (static RAM). Figure 1-5 shows the data memory map.

Addresses 0000_{H} -00FF_H are used as a direct addressing area to enhance instructions which utilize this addressing mode; therefore, addresses 0040_{H} -00FF_H in the data memory can also be used for user flags or user counters. General-purpose register banks (8 registers × 16 banks) are also assigned to the 128 bytes of addresses 0040_{H} -00BF_H. Access as data memory is still possible even when being used for registers. For example, when the contents of the data memory at address 0040_{H} is read out, the contents of the accumulator in the bank 0 are also read out. The stack can be located anywhere within the data memory size. For more details on the stack, see section "1.7 Stack and Stack Pointer".

With the TLCS-870 series, programs in data memory cannot be executed. If the program counter indicates a specific data memory address (addresses 0040H - 023FH), an address - trap - reset is generated due to bus error. (Output from the RESET pin goes low.)

```
Example 1 : If bit 2 at data memory address 00C0_{H} is "1", 00_{H} is written to data memory at address 00E3_{H}; otherwise, FF<sub>H</sub> is written to the data memory at address 00E3_{H}.
```

	TEST	(00C0H).2 ; if $(00C0_{\rm H})_2 = 0$ then jump
	JRS	T,SZERO
	CLR	(00E3H) (00E3 _H) ← 00 _H
	JRS	T,SNEXT
SZERO :	LD	(00E3H), 0FFH ; (00E3 _H) ← FF _H
SNEXT :		
SNEXT:		

Example 2 : Increments the contents of data memory at address $00F5_{H}$, and clears to 00_{H} when 10_{H} is exceeded.

INC	(00F5H)	;
AND	(00F5H), 0FH	;/

; $(00F5_{H}) \leftarrow (00F5_{H}) + 1$; $(00F5_{H}) \leftarrow (00F5_{H})_{\land}0F_{H}$

The data memory contents become unstable when the power supply is turned on; therefore, the data memory should be initialized by an initialization routine.

Note : The general-purpuse registers are mapped in the RAM ; therefore, do not clear RAM at the current bank addresses.

Clears RAM to "00H" except the bank 0 Example: LD HL, 0048H Sets start address to HL register pair LD ; Sets initial data (00_H) to A register А, Н BC, 01F7H LD ; Sets number of byte to BC register pair SRAMCLR : LD (HL+), A DEC BC F, SRAMCLR JRS



1.5 General-purpose Register Banks

General-purpose registers are mapped into addresses 0040_{H} - $00BF_{H}$ in the data memory as shown in Figure 1-4. There are 16 register banks, and each bank contains eight 8-bit registers W, A, B, C, D, E, H, and L. Figure 1-5 shows the general-purpose register bank configuration.



Figure 1-5. General-purpose Register Banks

In addition to access in 8-bit units, the registers can also be accessed in 16-bit units as the register pairs WA, BC, DE, and HL. Besides its function as a general-purpose register, the register also has the following functions:

(1) **A, WA**

The A register functions as an 8-bit accumulator and WA the register pair functions as a 16-bit accumulator (W is high byte and A is low byte). Registers other than A can also be used as accumulators for 8-bit operations.



Adds B contents to A contents and stores the result into A.

Subtracts $1234_{\rm H}$ from WA contents and stores the result into WA. Subtracts A contents from E contents, and stores the result into E.

(2) HL, DE

The HL and DE specify a memory address. The HL register pair functions as data pointer (HL) /index register (HL + d) /base register (HL + C), and the DE register pair function as a data pointer (DE). The HL also has an auto-post- increment and auto-pre-decrement functions. This function simplifies multiple digit data processing, software LIFO (last-in first-out) processing, etc.



The TLCS-870 Series can transfer data directly memory to memory, and operate directly between memory data and memory data. This facilitates the programming of block processing.

```
Example 2 : Block transfer
```

LD	B, m	; $m = n - 1$ (n : Number of bytes to transfer)
LD	HL, DSTA	; Sets destination address to HL
LD	DE, SRCA	; Sets source address to DE
LD	(HL), (DE)	; (HL) ← (DE)
INC	HL	; HL←HL+1
INC	DE	; DE ← DE + 1
DEC	В	; B←B−1 ())
JRS	F, SLOOP	; if B≧0 then loop
	LD LD LD INC INC DEC	LD HL, DSTA LD DE, SRCA LD (HL), (DE) INC HL INC DE DEC B

(3) **B, C, BC**

Registers B and C can be used as 8-bit buffers or counters, and the BC register pair can be used as a 16-bit buffer or counter. The C register functions as an offset register for register-offset index addressing (refer to example 1 3 above) and as a divisor register for the division instruction [DIV gg, C].



WA, C

Divides the WA contents by the C contents, places the quotient in A and the remainder in W.

The general-purpose register banks are selected by the 4-bit register bank selector (RBS). During reset, the RBS is initialized to "0". The bank selected by the RBS is called the current bank.

Together with the flag, the RBS is assigned to address 003FH in the SFR as the program status word (PSW). There are 3 instructions [LD RBS, n], [PUSH PSW], [POR PSW] to access the PSW. The PSW can be also operated by the memory access instruction.



Highly efficient programming and high-speed task switching are possible by using bank changeover to save registers during interrupt and to transfer parameters during subroutine processing.

During interrupt, the PSW is automatically saved onto the stack. The bank used before the interrupt was accepted is restored automatically by executing an interrupt return instruction [RETI]/[RETN] ; therefore, there is no need for the RBS save/restore software processing.

The TLCS-870 Series supports a maximum of 15 interrupt sources. One bank is assigned to the main program, and one bank can be assigned to each source. Also, to increase the efficiency of data memory usage, assign the same bank to interrupt sources which are not nested.

Example: Saving /restoring registers during interrupt task using bank changeover.

PINT1: LD RBS, n ; RBS ← n (Bank changeover) Interrupt processing RETI ; Maskable interrupt return (Bank restoring)

1.6 Program Status Word (PSW)

The program status word (PSW) consists of a register bank selector (RBS) and four flags, and the PSW is assigned to address $003F_H$ in the SFR.

The RBS can be read and written using the memory access instruction (e. g. [LD A, (003FH)], [LD (003FH), A], however the flags can only be read. When writing to the PSW, the change specified by the instruction is made without writing data to the flags. For example, when the instruction [LD (003FH), 05H] is executed, "5" is written to the RBS and the JF is set to "1", but the other flags are not affected.

[PUSH PSW] and [POP PSW] are the PSW access instructions.

1.6.1 Register Bank Selector (RBS)

The register bank selector (RBS) is a 4-bit register used to select general-purpose register banks. For example, when RBS = 2, bank 2 is currently selected. During reset, the RBS is initialized to "0".

7 6 5 4	3	2	1	0	
JF ZF CF HF		: RB	s	:	
			/		

Figure 1-6. PSW (Flags, RBS) Configuration

1.6.2 Flags

The flags are configured with the upper 4 bits : a zero flag, a carry flag, a half carry flag and a jump status flag. The flags are set or cleared under conditions specified by the instruction. These flags except the half carry flag are used as jump condition "cc" for conditional jump instructions [JR cc, $\frac{1}{2} + \frac{1}{JRS}$ cr, $\frac{1}{2} + \frac{1}{2} + \frac{1}{JRS}$ cr, $\frac{1}{2} + \frac{1}{2} + \frac{1$

(1) Zero flag (ZF)

The ZF is set to "1" if the operation result or the transfer data is $00_{\rm H}$ (for 8-bit operations and data transfers)/0000_H (for 16-bit operations); otherwise the ZF is cleared to "0".

During the bit manipulation instructions [SET, CLR, and CPL], the ZF is set to "1" if the contents of the specified bit is "0"; otherwise the ZF is cleared to "0".

This flag is set to "1" when the upper 8 bits of the product are 00_H during the multiplication instruction [MUL], and when 00_H for the remainder during the division instruction [DIV]; otherwise it is cleared to "0".

(2) Carry flag (CF)

The CF is set to "1" when a carry out of the MSB (most significant bit) of the result occurred during addition or when a borrow into the MSB of the result occurred during subtraction; otherwise the CF is cleared to "0". During division, this flag is set to "1" when the divisor is 00_H (divided by zero error), or when the quotient is 100_H or higher (overflow error); otherwise it is cleared. The CF is also affected during the shift/rotate instructions [SHLC, SHRC, ROLC, and RORC]. The data shifted out from a register is set to the CF.

This flag is also a 1-bit register (a boolean accumulator) for the bit manipulation instructions. Set/clear/complement are possible with the CF manipulation instructions.



(3) Half carry flag (HF)

The HF is set to "1" when a carry occurred between bits 3 and 4 of the operation result during an 8-bit addition, or when a borrow occurred from bit 4 into bit 3 of the result during an 8-bit subtraction; otherwise the HF is cleared to "0". This flag is useful in the decimal adjustment for BCD operations (adjustments using the [DAA r], or [DAS r] instructions).

Example : BCD operation

(The A becomes 47_H after executing the following program when A = 19_H , B = 28_H)ADDA, B; A $\leftarrow 41_H$, HF $\leftarrow 1$ DAAA; A $\leftarrow 41_H + 06_H = 47_H$ (decimal-adjust)

(4) Jump status flag (JF)

Zero or carry information is set to the JF after operation (e.g. INC, ADD, CMP, TEST).

The JF provides the jump condition for conditional jump instructions [JRS T/F, +2+d], [JR T/F, +2+d] (T or F is a condition code). Jump is performed if the JF is "1" for a true condition (T), or the JF is "0" for a false condition (F).

The JF is set to "1" after executing the load/exchange/swap/nibble rotate/jump instruction, so that [JRS T, +2 + d] and [JR T, +2 + d] can be regarded as an unconditional jump instruction.

Example : Jump status flag and conditional jump instruction

INC	А	
JRS	T, SLABLE1	; Jump when a carry is caused by the immediately
:		preceding operation instruction.
LD	A, (HL)	G G G G G G G G G G G G G G G G G G G
JRS	T, SLABLE2	; JF is set to "1" by the immediately preceding
:		instruction, making it an unconditional jump
		instruction.

Example : The accumulator and flags become as shown below after executing the following instructions when the WA register pair, the HL register pair, the data memory at address $00C5_H$, the carry flag and the half carry flag contents being "219AH", " $00C5_H$ ", " $D7_H$ ", "1" and "0", respectively.

Inst	truction	Acc. after execution	Flag at	fter execu ZF CF	ition HF		Instruction	Acc. after execution	Flag JF	after ZF	execu CF	
ADDC	A, (HL)	72	1	0))	1			9B	0	0	1	0
SUBB	A, (HL)	C2	77	0 1	0	2	ROLC A	35	1	0	1	0
СМР	A, (HL)	9A	6	0 1	0	6	RORC A	CD	0	0	0	0
AND	a, (hl) 🗸	92	0	0 1	Q	X	ADD WA, 0F508H	16A2	1	0	1	0
LD	A, (HL)	D7	1	0	0		MUL W, A	13DA	0	0	1	0
ADD	A, 66H	00	1	1	Z		SET A.5	ВА	1	1	1	0

1.7 Stack and Stack Pointer

1.7.1 Stack

The stack provides the area in which the return address or status, etc. are saved before a jump is performed to the processing routine during the execution of a subroutine call instruction or the acceptance of an interrupt. On a subroutine call instruction [CALL a] / [CALLP n] / [CALLV n], the contents of the PC (the return address) is saved; on an interrupt acceptance, the contents of the PC and the PSW are saved (the PSW is pushed first, followed by PC_H and PC_L). Therefore, a subroutine call occupies two bytes on the stack; an interrupt occupies three bytes.

When returning from the processing routine, executing a subroutine return instruction [RET] restores the contents to the PC from the stack; executing an interrupt return instruction [RETI] / [RETN] restores the contents to the PC and the PSW (the PC_L is popped first, followed by PC_H and PSW).

The stack can be located anywhere within the data memory space except the register bank area, therefore the stack depth is limited only by the free data memory size.

1.7.2 Stack Pointer (SP)

The stack pointer (SP) is a 16-bit register containing the address of the next free locations on the stack.

The SP is post-decremented when a subroutine call or a push instruction is executed, or when an interrupt is accepted; and the SP is pre-incremented when a return or a pop instruction is executed. Figure 1-8 shows the stacking order.



Figure 1-7. Stack Pointer

The SP is not initialized hardware-wise but requires initialization by an initialize routine (sets the highest stack address). [LD SP, mn], [LD SP, gg] and [LD gg, SP] are the SP access instructions (mn ; 16-bit immediate data, gg ; register pair).



1.8 System Clock Controller

The system clock controller consists of a clock generator, a timing generator, and a stand-by controller.



Figure 1-9. System Clock Controller

1.8.1 Clock Generator

The clock generator generates the basic clock which provides the system clocks supplied to the CPU core and peripheral hardware. It contains two oscillation circuits: one for the high-frequency clock and one for the low-frequency clock. Power consumption can be reduced by switching of the system clock controller to low-power operation based on the low-frequency clock.

The high-frequency (fc) and low-frequency (fs) clocks can be easily obtained by connecting a resonator between the XIN/XOUT and XTIN/XTOUT pins, respectively. Clock input from an external oscillator is also possible. In this case, external clock is applied to the XIN/XTIN pin with the XOUT/XTOUT pin not connected. The 87C446/846/H46 are not provided an RC oscillation.



Figure 1-10. Examples of Resonator Connection

Note: Accurate Adjustment of the Oscillation Frequency: Although no hardware to externally and directly monitor the basic clock pulse is not provided, the oscillation frequency can be adjusted by making the program to output fixed frequency pulses to the port while disabling all interrupts and monitoring this pulse. With a system requiring adjustment of the oscillation frequency, the adjusting program must be created beforehand.

Example: To output the high-frequency oscillation frequency adjusting monitor pulse to P13 (DVO) pin.



1.8.2 Timing Generator

The timing generator generates from the basic clock the various system clocks supplied to the CPU core and peripheral hardware. The timing generator provides the following functions :

- ① Generation of main system clock
- ② Generation of divider output (DVO) pulses
- 3 Generation of source clocks for time base timer
- ④ Generation of source clocks for watchdog timer
- **⑤** Generation of internal source clocks for timer/counters TC1 TC5
- 6 Generation of internal clocks for serial interfaces SIO and high speed serial output HSO
- ⑦ Generation of warm-up clocks for releasing STOP mode
- 8 Generation of a clock for releasing reset output
- (1) Configuration of Timing Generator

The timing generator consists of a 21-stage divider with a divided-by-4 prescaler, a main system clock generator, and machine cycle counters. An input clock to the 7th stage of the divider depends on the operating mode and DV7CK (bit 4 in TBTCR) shown in Figure 1-11 as follows.

During reset and at releasing STOP mode, the divider is cleared to "0", however, the prescaler is not cleared.

- 1 In the single-clock mode Λ divided by 256 of high frequency clock (fr/28) is input to the
 - A divided-by-256 of high-frequency clock (fc/28) is input to the 7th stage of the divider.
- ② In the dual-clock mode

During NORMAL2 or IDLE2 mode (SYSCK = 0), an input clock to the 7th stage of the divider can be selected either "fc/28" or "fs" with DV7CK.

During SLOW or SLEEP mode (SYSCK = 1), fs is automatically input to the 7th stage. To input clock to the 1st stage is stopped; output from the 1st to 6th stages is also stopped.



Figure 1-11. Configuration of Timing Generator



(2) Machine Cycle

Instruction execution and peripheral hardware operation are synchronized with the main system clock. The minimum instruction execution unit is called an "machine cycle". There are a total of 10 different types of instructions for the TLCS-870 Series: ranging from 1-cycle instructions which require one machine cycle for execution to 10-cycle instructions which require 10 machine cycles for execution.

A machine cycle consists of 4 states (S0 - S3), and each state consists of one main system clock.



1.8.3 Stand-by Controller

The stand-by controller starts and stops the oscillation circuits for the high-frequency and low-frequency clocks, and switches the main system clock. There are two operating modes: single-clock and dual-clock. These modes are controlled by the system control registers (SYSCR1, SYSCR2).

Figure 1-14 shows the operating mode transition diagram and Figure 1-15 shows the system control registers. Either the single-clock or the dual-clock mode can be selected by an option during reset.

(1) Single-clock mode

Only the oscillation circuit for the high-frequency clock is used, and P21 (XTIN) and P22 (XTOUT) pins are used as input/output ports. In the single-clock mode, the machine cycle time is 4/fc [s] (0.5 μ s at fc = 8 MHz).

① NORMAL1 mode

In this mode, both the CPU core and on-chip peripherals operate using the high-frequency clock. In the case where the single-clock mode has been selected as an option, the 87C446/846/H46 are placed in this mode after reset.

② IDLE1 mode

In this mode, the internal oscillation circuit remains active, and the CPU and the watchdog timer are halted; however, on-chip peripherals remain active (operate using the high-frequency clock). IDLE1 mode is started by setting IDLE bit in the system control register 2 (SYSCR2), and IDLE1 mode is released to NORMAL1 mode by an interrupt request from onchip peripherals or external interrupt inputs. When IMF (interrupt master enable flag) is "1" (interrupt enable), the execution will resume upon acceptance of the interrupt, and the operation will return to normal after the interrupt service is completed. When IMF is "0" (interrupt disable), the execution will resume with the instruction which follows IDLE mode start instruction.

3 STOP1 mode

In this mode, the internal oscillation circuit is turned off, causing all system operations to be halted. The internal status immediately prior to the halt is held with the lowest power consumption during this mode. The output status of all output ports can be set to either output hold or high-impedance under software control.

STOP1 mode is started by setting STOP bit in the system control register 1 (SYSCR1), and STOP1 mode is released by an input (either level-sensitive or edge-sensitive can be programmably selected) to the STOP pin. After the warming-up period is completed, the execution resumes with the next instruction which follows the STOP mode start instruction.

(2) Dual-clock mode

Both high-frequency and low-frequency oscillation circuits are used in this mode. Pins P21 (XTIN) and P22 (XTOUT) cannot be used as input/output ports. The main system clock is obtained from the high-frequency clock in NORMAL2 and IDLE2 modes, and is obtained from the low-frequency clock in SLOW and SLEEP modes. The machine cycle time is 4/fc [s] (0.5 μ s at fc = 8 MHz) in NORMAL2 and IDLE2 modes, and 4/fs [s] (122 μ s at fs = 32.768 kHz) in SLOW and SLEEP modes. Note that the 87PH46/H47 is placed in the single-clock mode during reset. To use the dual-clock mode, the low-frequency oscillator should be turned on by executing [SET (SYSCR2).XTEN] instruction.

1 NORMAL2 mode

In this mode, the CPU core operates using the high-frequency clock. On-chip peripherals operate using the high-frequency clock and/or low-frequency clock. In case that the dualclock mode has been selected by an option, the 87C446/846/H46 are placed in this mode after reset.

② SLOW mode

This mode can be used to reduce power-consumption by turning off oscillation of the highfrequency clock. The CPU core and on-chip peripherals operate using the low-frequency clock.

Switching back and forth between NORMAL2 and SLOW modes is performed by the system control register 2.

③ IDLE2 mode

In this mode, the internal oscillation circuits remain active. The CPU and the watchdog timer are halted; however, on-chip peripherals remain active (operate using the high-frequency clock and/or the low-frequency clock). Starting and releasing of IDLE2 mode are the same as for IDLE1 mode, except that operation returns to NORMAL2 mode.

④ SLEEP mode

In this mode, the internal oscillation circuit of the low-frequency clock remains active. The CPU, the watchdog timer, and the internal oscillation circuit of the high- frequency clock are halted; however, on-chip peripherals remain active (operate using the low-frequency clock). Starting and releasing of SLEEP mode is the same as for IDLE1 mode, except that operation returns to SLOW mode.

5 STOP2 mode

As in STOP1 mode, all system operations are halted in this mode.

TOSHIBA



Figure 1-14. Operating Mode Transition Diagram

System Co	ontrol Reg	jister 1				
SYSCR1 (0038 _H)	7 6 STOP RELI	5 M RETM		0(Initial value:0	0000_00**)	
	STOP	STOP m	node start	0 : CPU core and peripherals re 1 : CPU core and peripherals ar (start STOP mode)		
	RELM		e method)P mode	0 : Edge-sensitive release 1 : Level-sensitive release	(75)	
	RETM		ing mode TOP mode	0:Return to NORMAL mode 1:Return to SLOW mode		R/W
	OUTEN		itput control STOP mode	0 : High-impedance 1 : Remain unchanged		
	WUT		ng-up time at ng STOP mode	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	3/fs [s] 3/fs	
				ansiting from NORMAL1 mode to S o "1" when transiting form SLOW I		e to
	Note 2 :		OP mode is released wit	h RESET pin input, a return is made		f the
		fs;		[Hz] [Hz]	75	
		,		as undefined data when a read in	struction is executed	
				by specifying OUTEN = " 0 ", the interview of the specific sector U and U		and
			rupt of the folling edge			ana
				mog be set.		
Curata and C	Sectoral De					
System	Control Re	gister 2				
SYSCR2 (0039 _H)	7 6 XEN XT		4 3 2 K IDLE	10(Initial value:	10/100 ****)	
	XEN	High- contro	frequency oscillator	0 : Turn off oscillation 1 : Turn on oscillation		
	XTEN	Low- contro	frequency oscillator	0 : Turn off oscillation 1 : Turn on oscillation		
	SYSCK	(write	system clock select e)/main system clock or (read)			R/W
	IDLE	IDLE n	node start	0 : CPU and watchdog timer re 1 : CPU and watchdog timer an		
	Note 1 : Note 2 : Note 3 : Note 4 : Note 5 : Note 6 :	Do not * ; don Bits 3 - (An opti sample)	clear XEN to "0" when S t care) in SYSCR2 are always re onal initial value can be	tput goes low) if both XEN and XTE YSCK = 0, and do not clear XTEN to ead in as "1" when a read instructions selected for XTEN. Always specify Jasking Option (Operating Mode) in	o ″0″ when SYSCK = 1. on is executed. when ordering ES (engineering	
	_	ADDITI	ONAL INFORMATION "N	lotice for Masking Option of TLCS-8	870 and TLCS-870/X series" secti	on 8.
		XTEN	operating mode after	reset		
		0 1	Single-clock mode (N Dual-clock mode (N	ORMAL1) ORMAL2)		



1.8.4 Operating Mode Control

(1) **STOP** mode (STOP1, STOP2)

STOP mode is controlled by the system control register 1 (SYSCR1) and the STOP pin input. The STOP pin is also used both as a port P20 and an INT5 (external interrupt input 5) pin. STOP mode is started by setting STOP (bit 7 in SYSCR1) to "1". During STOP mode, the following status is maintained.

- ① Oscillations are turned off, and all internal operations are halted.
- ② The data memory, registers (except for DBR) and port output latches are all held in the status in effect before STOP mode was entered. The port output can be select either output hold or high-impedance by setting OUTEN (bit 4 in SYSCR1).
- 3 The divider of the timing generator is cleared to "0".
- The program counter holds the address of the instruction following the instruction which started the STOP mode.

STOP mode includes a level-sensitive release mode and an edge-sensitive release mode, either of which can be selected with RELM (bit 6 in SYSCR1).

a. Level-sensitive release mode (RELM = 1)

In this mode, STOP mode is released by setting the STOP pin high. This mode is used for capacitor back-up when the main power supply is cut off and long term battery back-up. When the STOP pin input is high, executing an instruction which starts the STOP mode will not place in STOP mode but instead will immediately start the release sequence (warm-up). Thus, to start STOP mode in the level-sensitive release mode, it is necessary for the program to first confirm that the STOP pin input is low. The following method can be used for confirmation:

• Using an external interrupt input INT5 (INT5 is a falling edge-sensitive input).

Example : Starting STOP mode with an INT5 interrupt.





In this mode, STOP mode is released by a rising edge of the STOP pin input. This is used in applications where a relatively short program is executed repeatedly at periodic intervals. This periodic signal (for example, a clock from a low-power consumption oscillator) is input to the STOP pin.

In the edge-sensitive release mode, STOP mode is started even when the STOP pin input is high.

Example : Starting STOP mode operation in the edge-sensitive release mode



Figure 1-17. Edge-sensitive Release Mode

<u>STOP mode is released</u> by the following sequence:

- When returning to NORMAL2, both the high-frequency and low-frequency clock oscillators are turned on ; when returning to SLOW mode, only the low-frequency clock oscillator is turned on. When returning to NORMAL 1, only the high-frequency clock oscillator is turned on.
- ② A warming-up period is inserted to allow oscillation time to stabilize. During warm-up, all internal operations remain halted. Two different warming-up times can be selected with WUT (bits 2 and 3 in SYSCR1) as determined by the resonator characteristics.
- ³ When the warming-up time has elapsed, normal operation resumes with the instruction following the STOP mode start instruction (e.g. [SET (SYSCR1). 7]). The start is made after the divider of the timing generator is cleared to "0".

	Retu	urn to NORMAL1 mode	Return to SLOW mode			
	(WUT)	At fc = 4.194304 MHz	At fc=8MHz	WUT	At fs = 32.768 kHz	
	3×2 ¹⁹ /fc [s]	375 [ms]	196.6 [ms]	3 × 2 ¹³ / fs [s]	750 [ms]	
/	2 ¹⁹ /fc	125	65.5	2 ¹³ / fs	250	

Table 1-1. Warming-up Time example

Note: The warming-up time is obtained by dividing the basic clock by the divider: therefore, the warming-up time may include a certain amount of error if there is any fluctuation of the oscillation frequency when STOP mode is released. Thus, the warming-up time must be considered an approximate value.

STOP mode can also be released by setting the RESET pin low, which immediately performs the normal reset operation. In this case, even if the setting is to return to the SLOW mode, it starts from the NORMAL2 mode. (in case of 87PH46, starts from NORMAL1 mode)



TOSHIBA



Note: When a watchdog timer interrupt is generated immediately before the IDLE mode is started, the watchdog timer interrupt will be processed but IDLE mode will not be started.



(3) SLOW mode

SLOW mode is controlled by the system control register 2 and the timer/counter 2.

a. Switching from NORMAL2 mode to SLOW mode

First, set SYSCK (bit 5 in SYSCR2) to switch the main system clock to the low-frequency clock. Next, clear XEN (bit 7 in SYSCR2) to turn off high-frequency oscillation.

When the low-frequency clock oscillation is unstable, wait until oscillation stabilizes before performing the above operations. The timer/counter 2 (TC2) can conveniently be used to confirm that low-frequency clock oscillation has stabilized.

Note : The high frequency clock can be continued oscillation in order to return to NORMAL2 mode from SLOW mode quickly. Always turn off oscillation of high frequency clock when switching from SLOW mode to STOP mode.



b. Switching from SLOW mode to NORMAL2 mode

First, set XEN (bit 7 in SYSCR2) to turn on the high-frequency oscillation. When time for stabilization (warm-up) has been taken by the timer/counter 2 (TC2), clear SYSCK (bit 5 in SYSCR2) to switch the main system clock to the high-frequency clock.

Note1: After the SYSCK is cleared to "0", the CPU core operate using low frequency clock when the main system clock is switching from low frequency clock to high frequency clock. Note2: SLOW mode can also be released by setting the RESET pin low, which immediately performs the reset operation. After reset, the 87C446/846/H46 are placed in NORMAL2 mode. (The PH46 is placed in NORMAL1 mode)

Examp			OW mode to NORM	MAL2 mode (fc = 8 MHz, warming-up time is abou	t
	7.9 ms).				
		SET	(SYSCR2) . 7	; XEN←1 (turns on high-frequency oscillation)	
		LD	(TC2CR), 10H	; Sets TC2 mode	
				(timer mode, source clock: fc)	
		LD	(TREG2 + 1), 0F8H	; Sets the warming-up time (according to frequency and resonator characteristics)	
		SET	(EIRH). EF14	; Enable INTTC2	
		El	(EINFI). EF 14		
		LD	(TC2CR), 30H	; Starts TC2	
	PINTTC2 :	LD	(TC2CR), 10H	; Stops JC2	
		CLR	(SYSCR2) . 5	; SYSCK $\leftarrow 0$ (Switches the main system clock to the	
				high-frequency clcok)	
		RETI			
		ł		$(\vee/)$ \land (\bigcirc)	
	VINTTC2 :	DW	PINTTC2	; INTTC2 vector table	
				\rightarrow (0/ \wedge	
			$\langle \langle \rangle \rangle$		
		(C)		\wedge	
			$)) \langle$		
		\square			
	\frown	$(\sqrt{5})$			
			$\sim (7/4)$	\land	
			$\langle \rangle \rangle$))	
		> '			
\sim					
		~			
			(
~ (($\langle \langle \rangle$			
$\langle / / \rangle$	\mathcal{I}		$\langle \rangle$		
	(?	(())			
		\times	/		
	<	\sim			
\sim		\sim			



1.9 Interrupt Controller

The 87C446/846/H46 each have a total of 14 interrupt sources: 6 externals and 8 internals. Nested interrupt control with priorities is also possible. Two of the internal sources are pseudo non-maskable interrupts; the remainder are all maskable interrupts.

Interrupt latches (IL) that hold the interrupt requests are provided for interrupt sources. Each interrupt vector is independent.

The interrupt latch is set to "1" when an interrupt request is generated and requests the CPU to accept the interrupt. The acceptance of maskable interrupts can be selectively enabled and disabled by the program using the interrupt master enable flag (IMF) and the individual interrupt enable flags (EF). When two or more interrupts are generated simultaneously, the interrupt is accepted in the highest priority order as determined by the hardware. Figure 1-22 shows the interrupt controller.

	Inter	rrupt Source	Enable Condition	Interrupt Latch	Vector Table Address	Priority
Internal/ External	(Reset)		Non-Maskable	$\langle \nabla \rangle$	FFFE	High 0
Internal	INTSW (Sc	oftware interrupt)	Pseudo	_	FFFCH	1
Internal	INTWDT (W	/atchdog Timer interrupt)	non-maskable	IL ₂	FFFA _H	2
External	INTO (Ex	kternal interrupt 0)	IMF = 1, INTOEN = 1	IL ₃	FFF8 _H	3
Internal	INTTC1 (16	5-bit TC1 interrupt)	$IMF \cdot EF_4 = 1$		FFF6 _H	4
External	INT1 (Ex	xternal interrupt 1)	IMF · EF ₅ = 1	HL5	FFF4 _H	5
Internal	INTTBT (Ti	me Base Timer interrupt)	$IMF \cdot EF_6 = 1$	IL ₆	FFF2 _H	6
External	INT2 (Ex	kternal interrupt 2)	$IMF \cdot EF_7 = 1$	IL ₇	FFF0 _H	7
Internal	INTTC3 (8-	bit TC3 interrupt)	IMF · EF ₈ = 1	IL ₈	FFEE _H	8
Internal	INTSIO (Se	erial Interface interrupt)	IMF · EF9=1	۱Lو	FFEC _H	9
Internal	INTTC5 (8-	bit TC5 interrupt)	$IMF \cdot EF_{10} = 1$	IL ₁₀	FFEA _H	10
External	INT3 (Ex	kternal interrupt 3)	$IMF \cdot EF_{11} = 1$	IL ₁₁	FFE8 _H	11
External	INT4 (Ex	(ternal interrupt 4)	$IMF \cdot EF_{12} = 1$	IL ₁₂	FFE6 _H	12
		reserved	$IMF \cdot EF_{13} = 1$	IL ₁₃	FFE4 _H	13
Internal	INTTC2 (16	5-bit TC2 interrupt)	$IMF \cdot EF_{14} = 1$	IL ₁₄	FFE2 _H	14
External	INT5 (Ex	(ternal interrupt 5)	$IMF \cdot EF_{15} = 1$	IL ₁₅	FFE0 _H	Low 15

Table 1-2. I	nterrupt Sources
--------------	------------------



(1) Interrupt Latches (IL $_{15\sim2}$)

Interrupt latches are provided for each source, except for a software interrupt. The latch is set to "1" when an interrupt request is generated, and requests the CPU to accept the interrupt. The latch is cleared to "0" just after the interrupt is accepted. All interrupt latches are initialized to "0" during reset.

The interrupt latches are assigned to addresses $003C_{H}$ and $003D_{H}$ in the SFR.) Each latch can be cleared to "0" individually by an instruction; however, the read-modify-write instruction such as bit manipulation or operation instructions cannot be used (Do not clear JL2 for a watchdog timer interrupt to "0"). Thus, interrupt requests can be cancelled and initialized by the program. Note that interrupt latches cannot be set to "1" by any instruction.

The contents of interrupt latches can be read out by an instruction. Therefore, testing interrupt requests by software is possible.



(2) Interrupt Enable Register (EIR)

The interrupt enable registers (EIR) enable and disable the acceptance of interrupts except for the pseudo non-maskable interrupts (software and watchdog timer interrupts). Pseudo non-maskable interrupts are accepted regardless of the contents of the EIR; however, the pseudo non-maskable interrupts cannot be nested more than once at the same time. For example, the watchdog timer interrupt is not accepted during the software interrupt service.

The EIR consists of an interrupt master enable flag (IMF) and individual interrupt enable flags (EF). These registers are assigned to addresses $003A_{\rm H}$ and $003B_{\rm H}$ in the SFR, and can be read and written by an instruction (including read-modify-write instructions such as bit manipulation instructions).

1 Interrupt Master enable Flag (IMF)

The interrupt master enable flag (IMF) enables and disables the acceptance of all interrupts, except for pseudo non-maskable interrupts. Clearing this flag to "0" disables the acceptance of all maskable interrupts. Setting to "1" enables the acceptance of interrupts. When an interrupt is accepted, this flag is cleared to "0" to temporarily disable the acceptance of maskable interrupts. After execution of the interrupt service program, this flag is set to "1" by the maskable interrupt return instruction [RETI] to again enable the acceptance of interrupts. If an interrupt request has already been occurred, interrupt service starts immediately after execution of the [RETI] instruction.

Pseudo non-maskable interrupts are returned by the [RETN] instruction. In this case, the IMF is set to "1" only when pseudo non-maskable interrupt service is started with interrupt acceptance enabled (IMF = 1). Note that IMF remains "0" when cleared in the interrupt service program.

The IMF is assigned to bit 0 at address $003A_{\rm H}$ in the SFR, and can be read and written by an instruction. IMF is normally set and cleared by the [EI] and [DI] instructions, and the IMF is initialized to "0" during reset.

Note : Do not set IMF to "1" during non-maskable interrupt service programs.

② Individual interrupt Enable Flags (EF₁₅ to EF₄)

These flags enable and disable the acceptance of individual maskable interrupts, except for an external interrupt 0. Setting the corresponding bit of an individual interrupt enable flag to "1" enables acceptance of an interrupt, setting the bit to "0" disables acceptance.


1.9.1 Interrupt Sequence

An interrupt request is held until the interrupt is accepted or the interrupt latch is cleared to "0" by a reset or an instruction. Interrupt acceptance sequence requires 8 machine cycles (4 μ s at fc = 8 MHz in NORMAL mode) after the completion of the current instruction execution. The interrupt service task terminates upon execution of an interrupt return instruction [RETI] (for maskable interrupts) or [RETN] (for pseudo non-maskable interrupts).

(1) Interrupt acceptance processing

- ① The interrupt master enable flag (IMF) is cleared to "0" to temporarily disable the acceptance of any following maskable interrupts. When a non-maskable interrupt is accepted, the acceptance of any following interrupts is temporarily disabled.
- ${f @}$ The interrupt latch (IL) for the interrupt source accepted is cleared to "0".
- ③ The contents of the program counter (return address) and the program status word are saved (pushed) onto the stack. The stack pointer (SP) is three decrements.
- The entry address of the interrupt service program is read from the vector table address, and the entry address is loaded to the program counter.
- ⑤ The instruction stored at the entry address of the interrupt service program is executed.



Figure 1-24. Timing Chart of Interrupt Acceptance and Interrupt Return Instruction

Example : Correspondence between vector table address for INTTBT and the entry address of the interrupt service program.



A maskable interrupt is not accepted until the IMF is set to "1" even if a maskable interrupt of higher priority than that of the current interrupt being serviced.

When nested interrupt service is necessary, the IMF is set to "1" in the interrupt service program. In this case, acceptable interrupt sources are selectively enabled by the individual interrupt enable flags. However, an acceptance of external interrupt 0 cannot be disabled by the EF; therefore, if disablement is necessary, either the external interrupt function of the INTO pin must be disabled with INTOEN in the external interrupt control register (EINTCR) or interrupt processing must be avoided by the program. (When INTOEN = 0, the interrupt latch IL3 is not set, therefore, the falling edge of the INTO pin input cannot be detected.)

Example 1 : Disables an external interrupt 0 using INTOEN:

(EINTCR), 00000000B; INT0EN←0

Example 2 : Disables the processing of external interrupt 0 under the software control (using bit 0 at address 00F0_H as the interrupt processing disable switch):

PINT0 :	TEST (00F0H) 0; Returns without interrupt processing if $(00F0_{H})_0 = 1$
	JRS T, SINTO
	RETI
SINT0 :	Interrupt processing
	RETI
VINT0 :	DW PINTO
VINTO.	

(2) <u>General-Purpose register save / restore processing</u>

LD

During interrupt acceptance processing, the program counter and the program status word are automatically saved on the stack, but not the accumulator and other registers. These registers are saved by the program if necessary. Also, when nesting multiple interrupt services, it is necessary to avoid using the same data memory area for saving registers.

The following method is used to save/restore the general-purpose registers:

① General-purpose register save/restore by register bank changeove:

General-purpose registers can be saved at high-speed by switching to a register bank that is not in use. Normally, bank 0 is used for the main task and banks 1 to 15 are assigned to interrupt service tasks. To increase the efficiency of data memory utilization, the same bank is assigned for interrupt sources which are not nested.

The switched bank is automatically restored by executing an interrupt return instruction [RETI] or [RETN]. Therefore, it is not necessary for a program to save the RBS.



The interrupt return instructions [RETI] / [RETN] perform the following operations.

	[RETI] Maskable interrupt return		[RETN] Non-maskable interrupt return
1	The contents of the program counter and the program status word are restored from the stack.	1	The contents of the program counter and program status word are restored from the stack.
2	The stack pointer is incremented 3 times.	2	The stack pointer is incremented 3 times.
3	The interrupt master enable flag is set to "1".	3	The interrupt master enable flag is set to "1" only when a non- maskable interrupt is accepted in interrupt enable status. However, the interrupt master enable flag remains at "0" when so clear by an interrupt service program.

Interrupt requests are sampled during the final cycle of the instruction being executed. Thus, the next interrupt can be accepted immediately after the interrupt return instruction is executed.

Note : When the interrupt processing time is longer than the interrupt request generation time, the interrupt service task is performed but not the main task.

1.9.2 External Interrupts

The 87C446/846/H46 each have six external interrupt inputs (INT0, INT1, INT2, INT3, INT4, and INT5). Four of these are equipped with digital noise rejection circuits (pulse inputs of less than a certain time are eliminated as noise). Edge selection is also possible with INT1, INT2, INT3 and INT4.

The INTO/P10 pin can be configured as either an external interrupt input pin or an input/output port, and is configured as an input port during reset.

Edge selection, noise rejection control and $\overline{INT0}/P10$ pin function selection are performed by the external interrupt control register (EINTCR). When INT0EN = 0, the IL₃ will not be set even if the falling edge of $\overline{INT0}$ pin input is detected.

Source	Pin	Secondary function pin	Enable conditions	Edge	Digital noise reject
INT0	ĪNT0	P10	IMF = 1, INTOEN = 1	falling edge	— (hysteresis input)
INT1	INT	P11	IMF · EF5 = 1	falling edge or	Pulses less than 15/fc [s] or 63/fc [s] are cancelled as noise. Pulses equal to or more than 48/fc [s] or 192/fc [s] are regarded as signals.
INT2	ZINT2	P12/TC1	$IMF \cdot EF_7 = 1$	rising edge	Pulses less than 7/fc [s] are cancelled as noise. Pulses equal to or more
INT3	INT3	Р70/ТС3	$(IMF \cdot EF_{11} = 1)$		than 24/fc [s] are regarded as
	INT4	P71	$IMF \cdot EF_{12} = 1$		signals. Same applies to pins TC1, TC3 and TC4.
INT5	ÍNT5	P20/STOP	$IMF \cdot EF_{15} = 1$	falling edge	— (hysteresis input)

Table 1-3.	External	Interrupts

TOSHIBA

Note 1 : Note 2 :	The noise rejection function is turned off in the SLOW and SLEEP modes. Also, the noise reject times are not constant for pulses input while transiting between operating modes (NORMAL2↔SLOW) The noise rejection function is also affected for timer/counter input (TC1 and TC3 pins).					
Note 3 :	2	" and "L" level) for input to the INTO and INT5				
INTO / INT	, <u> </u>	t _{INTL} , t _{INTH}				
Note 4 : If a noiseless signal is input to the external interrupt pin in the NORMAL 1/2 or IDLE 1/2 mode, the maximum time from the edge of input signal until the IL is set is as follows : ① INT1 pin 49/fc [s] (INT1NC=1), 193/fc [s] (INT1NC=0) ② INT2,INT3, INT4 pins 25/fc [s]						
Note 5 :	5: When high-impedance is specified for port output in stop mode, port input is forcibly fixed to low level internally. Thus, interrupt latches of external interrupt inputs except INT5 (P20/STOP) which are also used as ports may be set to "1". To specify high-impedance for port output in stop mode, first disable interrupt service (IMF = 0), activate stop mode. After releasing stop mode, clear interrupt latches using load instruction, then, enable interrupt service.					
Example . LD DI	: Activating stop mode (SYSCR1) ,01000000B	; OUTEN←0 (specifies high-impedance) ; IMF←0 (disables interrupt service)				
SET LDW EI	(SYSCR1).STOP (IL),1110011101010111B	; STOP←1 (activates stop mode) ; IL12,11,7,5,3←0 (clears interrupt latches) ; IMF←1 (enables interrupt service)				
		$\langle \langle \rangle \rangle$				

EINTCR (0037 _H)	7 6 INT1 INTO NC EN	5 4 3 2 1 0 0 INT4 INT3 INT2 INT1 (Initial value : 00*0 000*)				
	INT1NC	Noise reject time select 0 : Pulses of less than 63/fc [s] are eliminated as noise 1 : Pulses of less than 15/fc [s] are eliminated as noise]			
	INTOEN	P10/INTO pin configuration 0 · P10 input/output port 1 · INTO pin (Port P10 should be set to an input mode) R/W				
	INT4 ES INT3 ES INT2 ES INT1 ES	INT4 to INT1 edge select 0 : Rising edge 1 : Falling edge				
	Note 1 : Note 2 : Note 3 :	fc ; High-frequency clock [Hz] * ; don't care Edge detection during switching edge selection is invalid. Do not change EINTCR when IMF = 1. After changing EINTCR, interrupt latches of external				
	Note 4 :	INT4ES during NORMAL1/2 mode, clear interrupt latches of external interrupt inputs (INT2, INT3 and INT4) after 8 machine cycles from the time of rewriting. During SLOW mode, 3 machine cycles are required.				
	Note 5 :					
\sim	that is, interrupt disable state. Then, clear interrupt latches of external interrupt inputs (INT2, INT3 and INT4) after 8 machine cycles from the time of rewriting to change to interrupt enable state. Finally, start timer counter. During SLOW mode, 3 machine cycles are required. Example: When changing TC1 pin inputs edge in external trigger timer mode from rising edge to falling					
	<u> </u>	edge. (example: TMP87CH00N) ; TC15 ← 00 (stops TC1) LD (TC1CR),01001000B ; IMF ← 0 (disables interrupt service) DI ; INT2ES ← 1 (changes edge selection)				
	\checkmark	8 machine ~				
	-	cycles NOP ↓ LD (ILL),0111111B ; IL7 ← 0 (clears interrupt latch) EI ; IMF ← 1 (enables interrupt service) LD (TC1CR),01111000B ; TC1S ← 11 (starts TC1)				
	Note 6 :	If changing the contents of INT1ES during NORMAL1/2 mode, interrupt latch of external interrupt input INT1 must be cleared after 14 machine cycles (when INT1NC = 1) or 50 machine cycles (when INT1NC = 0) from the time of changing. During SLOW mode, 3 machine cycles are required.				



1.9.3 Software Interrupt (INTSW)

Executing the [SWI] instruction generates a software interrupt and immediately starts interrupt processing (INTSW is highest prioritized interrupt). However, if processing of a non-maskable interrupt is already underway, executing the SWI instruction will not generate a software interrupt but will result in the same operation as the [NOP] instruction. Thus, the [SWI] instruction behaves like the [NOP] instruction.

Note : Software interrupt generates during non-maskable interrupt processing to use SWI instruction for software break in a development tool.

Use the [SWI] instruction only for detection of the address error or for debugging.

① Address Error Detection

 FF_H is read if for some cause such as noise the CPU attempts to fetch an instruction from a non-existent memory address. Code FF_H is the SWI instruction, so a software interrupt is generated and an address error is detected. The address error detection range can be further expanded by writing FF_H to unused areas of the program memory. Address-trapreset is generated for instruction fetch from a part of RAM area (addresses 0040_H-023F_H) or SFR area (0000_H-003F_H).

Note : The fetch data from addresses, BF80_H to BFFF_H for 87C446/846/H46 is not "FF_H".

2 Debugging

Debugging efficiency can be increased by placing the SWI instruction at the software break point setting address.

1.10 Watchdog Timer (WDT)

The watchdog timer rapidly detects the CPU malfunction such as endless looping caused by noise or the like, and resumes the CPU to the normal state.

The watchdog timer signal for detecting malfunction can be selected either a reset output or a nonmaskable interrupt request. However, selection is possible only once after reset. At first the reset output is selected.

When the watchdog timer is not being used for malfunction detection, it can be used as a timer to generate an interrupt at fixed intervals.



1.10.1 Watchdog Timer Configuration

Figure 1-27. Watchdog Timer Configuration

1.10.2 Watchdog Timer Control

Figure 1-28 shows the watchdog timer control registers (WDTCR1, WDTCR2). The watchdog timer is automatically enabled after reset.

(1) Malfunction detection methods using the watchdog timer

The CPU malfunction is detected as follows.

 ${f D}$ Setting the detection time, selecting output, and clearing the binary counter.

② Repeatedly clearing the binary counter within the setting detection time.

If the CPU malfunction occurs for any cause, the watchdog timer output will become active at the rising of an overflow from the binary counters unless the binary counters are cleared. At this time, when WDTOUT = 1 a reset is generated, which drives the \overline{RESET} pin low to reset the internal hardware and the external circuits. When WDTOUT = 0, a watchdog timer interrupt (INTWDT) is generated.

The watchdog timer temporarily stops counting in the STOP mode including warm-up or IDLE mode, and automatically restarts (continues counting) when the STOP/IDLE mode is released.



(2) Watchdog Timer Enable

The watchdog timer is enabled by setting WDTEN (bit 3 in WDTCR1) to "1". WDTEN is initialized to "1" during reset, so the watchdog timer operates immediately after reset is released.

Example : Enables watchdog timer

(WDTCR1), 00001000B LD

; WDTEN←1

(3) Watchdog Timer Disable

The watchdog timer is disabled by writing the disable code $(B1_H)$ to WDTCR2 after clearing WDTEN (bit 3 in WDTCR1) to "0". The watchdog timer is not disabled if this procedure is reversed and the disable code is written to WDTCR2 before WDTEN is cleared to "0". The watchdog timer is halted temporarily in STOP mode (including warm-up) and IDLE mode, and restarts automatically after STOP or IDLE mode is released.

During disabling the watchdog timer, the binary counters are cleared to "0".

Example : Disables watchdog timer

(WDTCR1), 0B101H LDW

; WDTEN+0, WDTCR2+disable code

1.10.3 Watchdog Timer Interrupt (INTWDT)

This is a pseudo non-maskable interrupt which can be accepted regardless of the contents of the EIR. If a watchdog timer interrupt or a software interrupt is already accepted, however, the new watchdog timer interrupt waits until the previous interrupt processing is completed (the end of the [RETN] instruction execution).

The stack pointer (SP) should be initialized before using the watchdog timer output as an interrupt source with WDTOUT.

Example : Watchdog timer interrupt setting up.

LD SP, 023F_H ; Sets the stack pointer ; WDTOUT←0

LD (WDTCR1), 00001000B

1.10.4 Watchdog Timer Reset

If the watchdog timer output becomes active, a reset is generated, which drives the RESET pin (sink open drain output) low to reset the internal hardware and the external circuits. The reset output time is 2²⁰/fc [s] (131 ms at fc = 8 MHz). The high-frequency clock oscillator also turns on when a watchdog timer reset is generated in SLOW mode.

Note : The high-frequency clock oscillator also turns on when a watchdog timer reset is generated in SLOW mode. Thus, the reset output time is $2^{20}/fc$.

The reset output time include a certain amount of error if there is any function of the oscillation frequency when the high-frequency clock oscillator turns on. Thus, the reset, output time must be considered approximate value.



1.11 Reset Circuit

The 87C446/846/H46 each have four types of reset generation procedures: an external reset input, an address trap reset, a watchdog timer reset and a system clock reset. Table 1-5 shows on-chip hardware initialization by reset action. The internal source reset circuit (watchdog timer reset, address trap reset, and system clock reset) is not initialized when power is turned on. Thus, output from the RESET pin may go low (2²⁰/fc [s.] (131 ms at 8 MHz) when power is turned on.

On-chip Hardware		Initial Value	On-chip Hardware	Initial Value
Program counter	(PC)	(FFFF _H) · (FFFE _H)	Divider of Timing generator	0
Register bank selector	(RBS)	0		
Jump status flag	(JF)	1	Watchdog timer	Enable
Interrupt master enable flag	(IMF)	0	Output latches of I/O ports	Refer to I/O port circuitry
Interrupt individual enable flag Interrupt latches	s (EF) (IL)	0	Control registers	Refer to each of control register



1.11.1 External Reset Input

When the **RESET** pin is held at low for at least 3 machine cycles (12/fc [s]) with the power supply voltage within the operating voltage range and oscillation stable, a reset is applied and the internal state is initialized.

When the RESET pin input goes high, the reset operation is released and the program execution starts at the vector address stored at addresses $FFFE_H - FFFF_H$.



The RESET pin contains a Schmitt trigger (hysteresis) with an internal pull-up resistor. A simple power-on-reset can be applied by connecting an external capacitor and a diode.



1.11.2 Address-Trap-Reset

An address-trap-reset is one of fail-safe function that detects CPU malfunction caused by noise or the like, and returns the CPU to the normal state.

If the CPU attempts to fetch an instruction from addresses 0000_{H} to $023F_{\text{H}}$ (a part of RAM or SFRs), an internal reset (called address-trap-reset) will be generated. Then, the RESET pin output will go low. The reset time is 220/fc [s] (131 ms at 8 MHz).



1.11.3 Watchdog Timer Reset

Refer to Section "1.10 Watchdog Timer".

1.11.4 System-Clock-Reset

Clearing both XEN and XTEN (bits 7 and 6 in SYSCR2) to "0" stops both high-frequency and low-frequency oscillation, and causes the MCU to deadlock. This can be prevented by automatically generating a reset signal whenever XEN = XTEN = 0 is detected to continue the oscillation. Then, the RESET pin output goes low from high-impedance. The reset time is 2^{20} /fc [s] (131 ms at 8 MHz).

TOSHIBA

2. ON-CHIP PERIPHERALS FUNCTIONS

2.1 Special Function Registers (SFR) and Data Buffer Registers (DBR)

The TLCS-870 Series uses the memory mapped I/O system, and all peripheral control and data transfers are performed through the special function registers (SFR) and data buffer registers (DBR). The SFR are mapped to addresses $0000_{\rm H}$ to $003F_{\rm H}$, and the DBR to addresses $0F80_{\rm H}$ to $0FFF_{\rm H}$. Figure 2-1 shows the 87C446/846/H46 SFRs and DBRs.



2.2 I/O Ports

The 87C446/846/H46 have 5 parallel input/output ports (35pins) each as follows:

	Primary Function	Secondary Functions
Port P0	8-bit I/O port	
Port P1	8-bit I/O port	external interrupt input, timer/counter input/output, and divider output
Port P2	3-bit I/O port	low-frequency resonator connections, external interrupt input, and STOP mode release signal input
Port P6	8-bit I/O port	analog input
Port P7	8-bit I/O port	serial interface, external interrupt, and timer/counter input/output

Each output port contains a latch, which holds the output data. All input ports do not have latches, so the external input data should either be held externally until read or reading should be performed several times before processing. Figure 2-2 shows input/output timing examples.

External data is read from an I/O port in the S1 state of the read cycle during execution of the read instruction. This timing can not be recognized from outside, so that transient input such as chattering must be processed by the program.

Output data output changes in the S2 state of the write cycle during execution of the instruction which writes to an I/O port.

	fetch cycle fetch cycle read cycle ←───> ←──>		fetch cycle fetch cycle write cycle ←───> ←──>	
Instruction	<u>50 51 52 53 50 51 52 53 50 51 52 53</u>	Instruction	<u>50 51 52 53 50 51 52 53 50 51 52 53</u>	
execution	Е қ.: ЦD А, (х)	execution	Е қ.: ЦD (х), А	
cycle		cycle		
Input strobe-		Output latch pulse		
Data input		 Data output	old inew	,
	(a) Input Timing		(b) Output Timing	
	Note: The positions of the read and	d write cycles may va	ary, depending on the instruction.	
1	Figure 2-2. Input/O	utput Timing (Ex	(ample)	

When reading an I/O port except programmable I/O ports, whether the pin input data or the output latch contents are read depends on the instructions, as shown below:

(1) Instructions that read the output latch contents

① XCH /r, (src	:)	5 LD	(pp) . b, CF	
2 CLR/SET/CPL	(src).b	6 ADD/A	ADDC/SUB/SUBB/AND/OR/XOR	(src), n

- ③ CLR/SET/CPL (pp).g ⑦ (src) side of ADD/ADDC/SUB/SUBB/AND/OR/XOR (src), (HL)
- 4 LD (src).b, CF

(2) Instructions that read the pin input data

- ① Instructions other than the above (1)
- ② (HL) side of ADD/ADDC/SUB/SUBB/AND/OR/XOR (src), (HL)

2.2.1 Port P0 (P07 - P00)

Port P0 is an 8-bit general-purpose input/output port which can be configured as either an input or an output in one-bit unit under software control. Input/output mode is specified by the corresponding bit in the port P0 input/output control register (POCR). Port P0 is configured as an input if its corresponding P0CR bit is cleared to "0", and as an output if its corresponding P0CR bit is set to "1".

During reset, POCR is initialized to "0", which configures port PO as input. The PO output latches are also initialized to "0". Data is written into the output latch regardless of the POCR contents. Therefore initial output data should be written into the output latch before setting POCR.

- Note 1: Ports set to the input mode read the pin states. When input pin and output in exist in port P0 together, the contents of the output latch of parts set to the input mode may be rewritten by executing the bit manipulation instructions. Pins set to the output mode read a value of the output latch.
- Note 2: The POCR is a write-only register. It can not be operated by the read-modify instruction (Bit manipulation instruction of SET, CLR, etc. and Arithmetic instructions of AND, OR, etc.)



Figure 2-3. Port P0 and P0CR

Example : Setting the upper 4 bits of port P0 as an input port and the lower 4 bits as an output port (Initial output data are 1010_B).

(P0), 00001010B (P0CR), 00001111B

LD

LD

; Sets initial data to P0 output latches

; Sets the port P0 input/output mode

2.2.2 Port P1 (P17 - P10)

Port P1 is an 8-bit input/output port which can be configured as an input or an output in one-bit unit under software control. Input/output mode is specified by the corresponding bit in the port P1 input/output control register (P1CR). Port P1 is configured as an input if its corresponding P1CR bit is cleared to "0", and as an output if its corresponding P1CR bit is set to "1". During reset, the P1CR is initialized to "0", which configures port P1 as an input. The P1 output latches are also initialized to "0". Data is written into the output latch regardless of P1CR contents. Therfore initial output data should be written into the output latch before setting P1CR. Port P1 is also used as an external interrupt input, a timer/counter input, and a divider output. When used as secondary function pin, the input pins should be set to the input mode, and the output pins should be set to the output mode and beforehand the output latch should be set to "1".

It is recommended that pins P11 and P12 should be used as external interrupt inputs, timer/counter input, or input ports. The interrupt latch is set at the rising or falling edge of the output when used as output ports.

Pin P10 (INTO) can be configured as either an I/O port or an external interrupt input with INTOEN (bit 6 in EINTCR). During reset, pin P10 (INTO) is configured as an input port P10.

- Note 1: Ports set to the input mode read the pin states. When input pin and output in exist in port P1 together, the contents of the output latch of ports set to the input mode may be rewritten by executing the bit manipulation instructions. Pins set to the output mode read a value of the output latch.
- Note 2: The P1CR is a write-only register. It can not be operated by the read-modify instruction (Bit manipulation instruction of SET, CLR, etc. and Arithmetic instructions of AND, OR, etc.)



Figure 2-4. Port P1 and P1CR

Example : Sets P17, P16 and P14 as output ports, P13 and P11 as input ports, and the others as function pins. Internal output data is "1" for the P17 and P14 pins, and "0" for the P16 pin.

	LD	(EINTCR),	0100000B	; INT0EN←1
--	----	-----------	----------	------------

LD	(P1), 10111111B	; P17←1, P14←1, P16←0
LD	(P1CR), 11010000B	

2.2.3 Port P2 (P22 - P20)

Port P2 is a 3-bit input/output port. It is also used as an external interrupt input, and low-frequency crystal connection pins When used as an input port, or a secondary function pin, the output latch should be set to "1". During reset, the output latches are initialized to "1".

A low-frequency crystal (32.768 kHz) is connected to pins P21 (XTIN) and P22 (XTOUT) in the dual-clock mode. In the single-clock mode, pins P21 and P22 can be used as normal input/output ports.

It is recommended that pin P20 should be used as an external interrupt input, a STOP mode release signal input, or an input port. If used as an output port, the interrupt latch is set on the falling edge of the output pulse.

When a read instruction is executed for port P2, bits 7 to 3 read in as "1".



Figure 2-5. Port P2

2.2.4 Port P6 (P67 to P60)

Port P6 is an 8-bit input/output port which can be configured as an input or an output in one-bit unit under software control. Input/output mode is specified by the corresponding bit in the port P6 input/output control register (P6CR).

Port P6 is also used as an analog input for the A/D converter. When used as an analog input, AINDS (bit 4 in the ADCCR) must be cleared to "0" and its corressponding P6CR bit must be set to "0". In this case, unuse pin as analog input is configured as only input port.

During reset, AINDS is initialized to "0" and all bits of P6CR are initialized to "0", which configures port P6 as analog input. The P6 output latches are initialized to "0". Data is written into the output latch regardless of the P6CR contents. Therefore initial output data should be written into the output latch before setting P6CR.



Figure 2-6. Port P6

2.2.5 Port P7 (P77 to P70)

Port P7 is an 8-bit general-purpose input/output port which can be configured as either input or output in one-bit unit under software control. Input/output mode is specified by the corresponding bit in the port P7 input/output control register (P7CR1/P7CR2). For example, port P7 is configured as an input if its corresponding P7CR bit is cleared to "0", and as an output if its corresponding bit is set to "1". During reset, P7CR is initialized to "0", which configures port P7 as input. The output latches are initialized to "0". Data is written into the output latch regardless of the P7CR contents. Therefore initial output latch before setting P7CR.

Note : P7CR is a write-only register and must not be used with any of the read-modify-write instructions.



Figure 2-7. Port 7 and P7CR

2.3 Time Base Timer (TBT)

The time-base timer is used to generate the base time for key scan and dynamic display processing. For this purpose, it generates a time-base timer interrupt (INTTBT) at predetermined intervals.

This interrupt is generated beginning with the first rising edge of the source clock (the timing generator's divider output selected by TBTCK) after the time-base timer is enabled. Note that since the divider cannot be cleared by a program, the first interrupt only may occur earlier than the set interrupt period. (See Figure 2-8.(b).)

When selecting the interrupt frequency, make sure the time-base timer is disabled. (Do not change the selected interrupt frequency when disabling the active timer either.) However, you can select the interrupt frequency simultaneously when enabling the timer.





Jure 2-9. Time base filler and Divider Output Control Regi

Table 2-1. Time Base Timer Interrupt Frequency

Г	твтск	NORMAL1/2, IDLE1/2 mode		SLOW, SLEEP mode	Interrupt Frequency		
~	IBICK	DV7CK = 0	DV7CK = 1	SLOW, SLEEP mode	At fc = 8 MHz	At fs = 32.768 kHz	
	000	fc / 2 ²³	fs/2 ¹⁵	fs / 2 ¹⁵	0.95 Hz	1 Hz	
	001	fc / 2 ²¹	fs / 2 ¹³	fs / 2 ¹³	3.81	4	
$\langle \langle \langle \langle \rangle \rangle$	010	fc / 2 ¹⁶	fs/2 ⁸	-	122.07	128	
	011	fc / 2 ¹⁴ 🗸	fs / 2 ⁶	-	488.28	512	
	100	fc / 2 ¹³	f\$/2 ⁵	-	976.56	1024	
	101	fc / 2 ¹²	fs / 2 ⁴	-	1953.12	2048	
	110	fc / 2 ¹¹	fs / 2 ³	-	3906.25	4096	
	111	fc / 2 ⁹	fs / 2	-	15625	16384	

2.4 Divider Output (DVO)

A 50% duty pulse can be output using the divider output circuit, which is useful for piezo-electric buzzer drive. Divider output is from pin P13 (DVO). The P13 output latch should be set to "1" and then the P13 should be configured as an output mode.

Divider output circuit is controlled by the control register (TBTCR) shown in Figure 2-11.



2.5 16-bit Timer/Counter 1 (TC1)

2.5.1 Configuration



2.5.2 Control

The timer/counter 1 is controlled by a timer/counter 1 control register (TC1CR) and two 16-bit timer registers (TREG1A and TREG1B). Reset does not affect TREG1A and TREG1B.

TREG1A		15	14	13	12	11	10	9	8	7	6	5	4	>3	2	1	0
(0010, 00	011 _H)		1	, T	REG1A	_H (0011	_н)	1				1	TREG1	AL (0010	H)	1	1
TREG1B													Wri	te only	')`		
(0012, 00)13 _H)			, Т	REG1B	_{អ៊} (0013	_H))					TREG1	в _L (0012 ₎	-)		1
		7	6	5	4	3	2	2 1 0 Read / Write (Write a PPG output mode)				vailable	in onl				
TC1CR (0014 _H)	TFF1	SCAP1 MCAP1 METT1 MPPG1	тс	:1 S	TC1	ICK	тс	1M	(Ir	itial va	alue : (000000					
	TC1M TC1 mode select			01 10	00 : timer / external trigger timer / event counter mode 01 : window mode 10 : pulse width measurement mode 11 : PPG output mode												
	TC1CK TC1 source clock select				01 10	: intern : intern : intern : exter	nal cloc nal cloc	k fc/2 ⁷ k fc/2 ³		fs/2 ³ out)	[Hz])// >))			
	TC1S TC1 start control			00 : stop & counter clear 01 : command start 10 : reserved 11 : external trigger start						Write only							
ſ	SC/	AP1					1:	softw	are cap	ture trige	ger (N	ote 3)	1				
	MC	AP1	pulse width measurement control			1	: doub	le edge	captu	e 1:	single	edge c	apture				
	ME	TT1	external trigger timer control				0	0) trigger start 1 : trigger start & stop						1			
ľ	MP	PG1	PPG ou	utput co	ontrol	\square	20	: conti	nuous p	oulse	1:	single	pulse				1
	TF	F1	timer F output	F/F1 con t mode	ntrol fo	PPG)) 0	0: clear 1: set									
	No	te 2 :	until th After w	g to the high- vriting t	e low-b byte (1 to the h	oyte of REG1A high-byt	the tir _H , TREC te, the	mer reg 51B _H) is compar	isters (writter ison of	TREG1, n. 1 cycle	A _L , TRE (durin	g insti	ruction	ompariso executio	n) is ig	nored.	
	No	te 3 :	Set the (TC1S =		, sourc	e clock	, edge	(INT2E	s), PPG	contr	ol and	time	r F/F co	ntrol wh	nen TC	1 stop	S
	Note 4 : Software capture can be used in only timer and event counter modes.																
	No	te 5 :	Values				-	~	-		-		ition.				
	N/			/		1.7		out moo			∙0 (oth	ers)					
~			Always			1.1					hu 200	road	modif	-write in	ctruct	ion such	
\sim	NO		as bit o			registe	will	.n canno	n be ac	cessed	by any	reau	mouny	-write m	siructi	UII SUCI	,
	No	te 8 :	TREG1			rittena	fter set	ting to	PPG ou	tput m	ode.						

2.5.3 Function

Timer/counter 1 has six operating modes: timer, external trigger timer, event counter, window, pulse width measurement, programmable pulse generator output mode.

(1) Timer Mode

In this mode, counting up is performed using the internal clock. The contents of TREG1A are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared to"0". Counting up resumes after the counteriscleared. The current contents of up-counter can be transfered to TREG1B by setting SCAP1 (bit 6 in TC1CR) to "1" (software capture function). SCAP1 is automatically cleared to "0" after capaturing.

	Source clo	ock	Reso	olution	Maximun	n time setting
NORMAL1/2, I	DLE1/2 modes					
DV7CK = 0	DV7CK = 1	SLOW, SLEEP modes	At fc = 8 MHz	At fs = 32.768 kHz	At fc = 8 MHz	At fs = 32.768 kHz
fc / 2 ³ [Hz]	fc / 2 ³ [Hz]	-	1 μs	$\left(\frac{7}{4} \right)$	65.5 ms	
fc / 2 ⁷	fc / 2 ⁷	-	16 μs	\mathbb{V}	1.0 s	\sim -
fc / 2 ¹¹	fs / 2 ³	fs / 2 ³ [Hz]	256 μs	244 .14 μs	16.8 s	/16.0 s
Exar	nple 1 : Sets t	he timer mode with	source clock f	s/2 ³ [Hz] and gen	erates an inte	rrupt 1 s. later
	(at fs	= 32.768 kHz).		\rightarrow	()	
	LD	(TC1CR), 00000000E		Sets the TC1 mode	and source cloc	k
	LDW	(TREG1A), 1000H		Sets the timer reg	ister (1s ÷ 2 ³ / fs = 10	000 _H)
	SET	(EIRL). EF4		Enables INTTC1 in		10
	EI		$\langle \rangle$.			
	LD	(TC1CR), 00010000E		Starts TC1		
						
No	te : The TC10	CR is write-only regis	ter and can no	ot be started by [SET (TC1CR).	4] instruction.
Exai	nple 2 : Softw	vare capture	<	$\langle \rangle$		
	LD	(TC1CR), 01010000E		SCAP1←1 (Captur	es)	
	LD	WA, (TREG1B)		Reads captured va		
	Com	mand start				
	eom	nianu start	\square	\sim		
ource clock			U.U	ՄՄՄ		UUU
o-counter	0	X 1 X 2 X 3 X	₄X ⁵ / ₅ , Χ ^r		2 X 3 X 4 X	<u>5 X 6 X 7 X</u>
REG1A		n				
TTC1 interrupt		$\langle \rangle$	Mat det			
(4	(a) Timer			
ource clock				ᆜ L _{ऽऽ} ⅃ L		
o-counter		V V V				
-courner	m - 2	<u>X m 1 X m X</u>	m+1 X m+2	<u>{</u> \) \		n+1
			oture		v+ °	apture
REG1B		X			X ^	
AP 1		П			П	
) Software Captu			

Table 2-3. Timer/Counter 1 Source Clock (Internal Clock)



(2) External Trigger Timer mode

In this mode, counting up is started by an external trigger. This trigger is the edge of the TC1 pin input. Either the rising or falling edge can be selected with INT2ES. Edge selection is the same as for the external interrupt input INT2 pin. Source clock is used an internal clock selected with TC1CK. The contents of TREG1A is compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared to "0" and halted. The counter is restarted by the selected edge of the TC1 pin input.

The TC1 pin input has the same noise rejection as the INT2 pin; therefore, pulses of 7/fc [s] or less are rejected as noise. A pulse width of 24/fc [s] or more is required for edge detection in NORMAL1/2 or IDLE1/2 mode. The noise rejection circuit is turned off in SLOW and SLEEP modes. But, a pulse width of 4/fs [s] or more is required.





(3) Event Counter Mode

In this mode, events are counted on the edge of the TC1 pin input. Either the rising or falling edge can be selected with INT2ES in EINTCR. The contents of TREG1A are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared. The maximum applied frequency is $fc/2^4$ [Hz] in NORMAL1/2 or IDLE1/2 mode and $fs/2^4$ [Hz] in SLOW or SLEEP mode.

Setting SCAP1 to "1" transferres the current contents of up-counter to TREG1B (software capture function). SCAP is automatically cleared after capturing.



Figure 2-16. Event Counter Mode Timing Chart (INT2ES = 1)

(4) Window mode

Counting up is performed on the rising edge of the pulse that is the logical AND-ed product of the TC1 pin input (window pulse) and an internal clock. The contents of TREG1A are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared. Positive or negative logic for the TC1 pin input can be selected with INT2ES. Setting SCAP1 to "1" transferes the current contents of up-counter to TREG1B. It is necessary that the maximum applied frequency (TC1 input) be such that the counter value can be analyzed by the program. That is, the frequency must be considerably slower than the selected internal clock.



Figure 2-17. Window Mode Timing Chart

(5) Pulse width measurement mode

Counting is started by the external trigger (set to external trigger start by TC1S). The trigger can be selected either the rising or falling edge of the TC1 pin input. The source clock is used an internal clock. On the next falling (rising) edge, the counter contents are transferred to TREG1B and an INTTC1 interrupt is generated. The counter is cleared when the single edge capture mode is set. When double edge capture is set, the counter continues and, at the next rising (falling) edge, the counter contents are again transferred to TREG1B. If a falling (rising) edge capture value is required, it is necessary to read out TREG1B contents until a rising (falling) edge is detected. Falling or rising edge is selected with INT2ES, and single edge or double edge is selected with MCAP1 (bit 6 in TC1CR).



Example :	Duty meas	ureme	nt (Resolution fc/2 ⁷ [Hz])	
		CLR	(INTTC1C). 0	;	INTTC1 service switch initial setting
		LD	(EINTCR), 00000000B	;	Sets the rise edge at the INT2 edge
		LD	(TC1CR), 00000110B	;	Sets the TC1 mode and source clock
		SET	(EIRL). 4	;	Enables INTTC1
		EI			$\langle () \rangle$
		LD	(TC1CR), 00110110B	;	Starts TC1 with an external trigger
		÷			$\sim (7/s)$
	PINTTC1 :	CPL	(INTTC1C). 0	;	Complements INTTC1 service switch
		JRS	F, SINTTC1		
		LD	(HPULSE), (TREG1BL)	;	Reads TREG1B
		LD	(HPULSE + 1), (TREG1BH)		
		RETI			
	SINTTC1 :	LD	(WIDTH), (TREG1BL)	;	Reads TREG1B (Period)
		LD	(WIDTH + 1), (TREG1BH)	(\overline{O}
					()
		RET1	C		
		:			
	VINTTC1 :	DW	PINTTC1	$\overline{\ }$	$\tilde{(Co)}$

(6) Programmable Pulse Generate (PPG) output mode

Counting is started by an edge of the TC1 pin input (either the rising or falling edge can be selected) or by a command. The source clock is used an internal clock. First, the contents of TREG1B are compared with the contents of the up-counter. If a match is found, timer F/F1 output is toggled. Next, timer F/F1 is again toggled and the counter is cleared by matching with TREG1A. An INTTC1 interrupt is generated at this time. Timer F/F output is connected to the P14 (PPG) pin. In the case of PPG output, set the P14 output latch to "1" and configure as an output with P1CR₄. Timer F/F1 is cleared to "0" during reset. The timer F/F1 value can also be set by program and either a positive or negative logic pulse output is available. Also, writing to the TREG1B is not possible unless the timer / counter 1 is set to the PPG output mode with TC1M.







2.6.2 Control

The timer/counter 2 is controlled by a timer/counter 2 control register (TC2CR) and a 16-bit timer register 2 (TREG2). Reset does not affect TREG2.

TREG2	15 ⁻	4 13 12 11		9	8	7	6	5	4	3	2	1	0
(0016, 0017 _H)		TREG2 _H (001	7 _H)	1	ı		1	1	TREG2	ц (0016 _H)	$\overline{\gamma}$		
тс2СR (0015 _Н)	7	5 5 4 3 TC2S TC2C	2 K	1	0 TC2M		(Initia	valu	write e : **0	only 0 00*0))		
	тс2М	Timer/counter 2 op mode select		: Timeı : Wind		t count ode	er mo	de	, ,				
	тс2ск	Timer/counter 2 source clock select		001 010 011 100 101 110	: Reser	, , , ved	ock	fc/2 fc/2 fc/2 fc (fs	2 ³ Note 5)		[Hz]		write only
	TC2S	Timer/counter 2 start control			: Stop a : Start	and co	ounter c	lear	()	$\langle \rangle$	>		
	Not	 fc; High-frequen When writing to the high-byte (TF After writing to cycle) is ignored. Set the mode and 	the low- EG2 _H) is the high	byte of written h-byte,	timer r any ma	egiste atch a	er 2 (TRI	:G2 _L), mac	the con	nparison cle (instr			
		e 4 : Values to be load TREG2 > 0(1	ed to the	timer r	egister	must	satisfy t	· \/ · /	-		n.		
	Note 5 : "fc" can be selected as the source clock only in the timer mode during the SLOW mode. Note 6 : Always write "0" to bit 0 in TC2CR.												
		7: TC2CR and TREC modify-write ins	2 are w	rite-onl	~	ers a	nd mus	t not	be used	d with a	ny of	the rea	ad-

Figure 2-22. Timer Register 2 and TC2 Control Register

2.6.3 Function

The timer/counter 2 has three operating modes: timer, event counter and window modes. Also timer/counter 2 is used for warm-up when switching from SLOW mode to NORMAL2 mode.

(1) Timer Mode

In this mode, the internal clock is used for counting up. The contents of TREG2 are compared with the contents of up-counter. If a match is found, a timer/ counter 2 interrupt (INTTC2) is generated, and the counter is cleared. Counting up is resumed after the counter is cleared.

Also, when fc is selected as the source clock during SLOW mode, the lower 11 bits of TREG2 are ignored and an INTTC2 interrupt is generated by matching the upper 5 bits. Thus, in this case, only the TREG2_H setting is necessary.

	Source clock				Res	olution	Maximur	n time setting
NORMAL1/2, IDLE1/2 mode		SLOW mode	SLEEP mode				$\langle \rangle$	
DV7CK = 0	DV7CK = 1	SLOW mode	SLEEP mode	At fc = 8	8 MHz	At fs = 32.768 kHz	At $fc = 8 MHz$	At fs = 32.768 kHz
fc / 2 ²³ [Hz]	fs / 215[Hz]	fs / 215 [Hz]	fs / 215 [Hz]	1.05	5 s	1 s	19.1 hour	18.2 hour
fc / 2 ¹³	fs / 2⁵	fs / 2⁵	fs / 2⁵	1.02	2 ms	1 ms	1.1 min	1 min
fc / 2 ⁸	fc / 2 ⁸	-	-	32	μ S	- ((2.1 s	-
fc / 2 ³	fc / 2 ³	-	-	1	μs		65.5 ms	-
-	-	fc (Note)	-	125	ns	- >>>	7.9 ms	-
fs	fs	-	_			30.5 µs		2 s

Table 2-4. Source Clock (Internal Clock) for Timer/Counter 2

Note : "fc" can be used only in the timer mode.

Example : Sets the timer mode with source clock fc/2³ [Hz] and generates an interrupt every 25

ms (at fo	: = 8 MHz).	
LD	(TC2CR), 00001100B	; Sets the TC2 mode and source clock
LDW	(TREG2), 61A8H	; Sets TREG2 (25ms ÷ 2 ³ /fc = 61A8 _H)
SET	(EIRH). EF14	; Enables INTTC2
EI		
LD	(TC2CR), 00101100B	; Starts TC2

(2) Event Counter Mode

In this mode, events are counted on the fising edge of the TC2 pin input. The contents of TREG2 are compared with the contents of the up-counter. If a match is found, an INTTC2 interrupt is generated, and the counter is cleared. The maximum frequency applied to the TC2 pin is fc/24 [Hz] in NORMAL1/2 or IDLE1/2 mode, and fs/24 [Hz] in SLOW or SLEEP mode.

Example : Sets the event counter mode and generates an INTT2 interrupt 640 counts later.

LD	(TC2CR), 00011100B	; Sets the TC2 mode
LDW	(TREG2), 0640H	Sets TREG2
SET	(EIRH). EF14	; Enables INTTC2
EI	$(\vee \bigcirc)$	
LD//	(TC2CR), 00111100B	; Starts TC2

(3) Window Mode

In this mode, counting up is performed on the rising edge of the pulse that is the logical AND-ed product of the TC2 pin input (window pulse) and an internal clock. The internal clock is selected with TC2CK. The contents of TREG2 are compared with the contents of up-counter. If a match is found, an INTTC2 interrupt is generated, and the up-counter is cleared to "0". It is necessary that the maximum applied frequency (TC2 input) be such that the counter value can be analyzed by the program. That is, the frequency must be considerably slower than the selected internal clock.

TC2 pin input	
Internal clock	
Up-counter	$\underbrace{\begin{array}{c} & & \\ \hline \\ 0 \end{array}}_{0} \underbrace{\begin{array}{c} \\ 1 \end{array}}_{1} \underbrace{\begin{array}{c} \\ 2 \end{array}}_{1} \underbrace{\begin{array}{c} \\ \\ \\ \end{array}}_{1} \underbrace{\begin{array}{c} \\ \\ \end{array}}_{n-3} \underbrace{\begin{array}{c} \\ \\ \\ n-2 \end{array}}_{n-2} \underbrace{\begin{array}{c} \\ \\ \\ \\ n-2 \end{array}}_{n-3} \underbrace{\begin{array}{c} \\ \\ \\ \\ \\ n-2 \end{array}}_{n-3} \underbrace{\begin{array}{c} \\ \\ \\ \\ \\ n-2 \end{array}}_{n-3} \underbrace{\begin{array}{c} \\ \\ \\ \\ \\ \\ n-2 \end{array}}_{n-3} \underbrace{\begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$
TREG2	ф
INTTC2 interrupt	match counter clear

Figure 2-23. Window Mode Timing Chart

8-Bit Timer/Counter 3 (TC3) 2.7

2.7.1 Configuration



Figure 2-25. Timer Register 3A/3B and TC3 Control Register

The timer/counter 3 is controlled by a timer/counter 3 control register (TC3CR) and two 8-bit timer registers (TREG3A and TREG3B). Reset does not affect these timer registers.

2.7.3 Function

The timer/counter 3 has three operating modes : timer, event counter, and capture mode.

(1) Timer Mode

In this mode, the internal clock is used for counting up. The contents of TREG3A are compared with the contents of up-counter. If a match is found, a timer/counter 3 interrupt (INTTC3) is generated, and the up-counter is cleared. Counting up resumes after the up-counter is cleared. The current contents of up-counter are loaded into TREG3B by setting SCAP (bit 6 in TC3CR) to "1". SCAP is automatically cleared after capturing.

Source clock		Reso	lution	Maximum setting time
NORMAL1/2, IDLE1/2 mode	SLOW, SLEEP mode	fc = 8 MHz	fs = 32.768 kHz	fc = 8 MHz
fc/2 ¹² or fs/2 ⁴ [Hz] fc/2 ¹⁰ or fs/2 ² fc/2 ⁷	fs / 2 ⁴ [Hz] _ _	512 μs 128 μs 16 μs	488.28 μs 122.07 μs -	131.1 ms 125 ms 32.8 ms 31.25 ms 4.1 ms –

Table 2-5.	Source Clock (Internal Clock) for Timer Counter 3
------------	---

(2) Event Counter Mode

In this mode, the TC3 pin input pulses are used for counting up. Either the rising or falling edge can be selected with INT3ES (bit 3 in EINTCR). The contents of TREG3A are compared with the contents of the up-counter. If a match is found, an INTTC3 interrupt is generated and the counter is cleared. The maximum applied frequency is $fc/2^4$ [Hz] in the NORMAL1/2 or IDLE1/2 mode, and $fs/2^4$ [Hz] in SLOW or SLEEP mode. Two or more machine cycles are required for both the "H" and "L" levels of the pulse width.

The current contents of up-counter are loaded into TREG3B by setting SCAP (bit 6 in TC3CR) to "1". SCAP is automatically cleared after capturing.

Example : Generates an interrupt every 0.5 s, inputing 50 Hz pulses to the TC3 pin. LD (TC3CR), 00001100B ; Sets TC3 mode and source clock

Start TC3

LD	(TC3CR), 00001100B
LD	(TREG3A) , 19H
SET	(EIRH). EF8
EL	$\langle \mathcal{O} \rangle$
(LD))	(TC3CR), 00011100B

; 0.5 s ÷ 1 / 50 = 25 = 19_H ; Enables INTTC3

(3) Capture Mode

The pulse width, period and duty of the TC3 pin input are measured in this mode, which can be used in decoding the remote control signals, etc. The counter is free running by the internal clock. On the rising (falling) edge of the TC3 pin input, the current contents of counter is loaded into TREG3A, then the up-counter is cleared and an INTTC3 interrupt is generated. On the falling (rising) edge of the TC3 pin input, the counter is loaded into the TREG3B. In this case, counting continues. At the next rising (falling) edge of the TC3 pin input, the current contents of counter is cleared again and an interrupt is generated. If the counter are loaded into TREG3A, then the counter is cleared again and an interrupt is generated. If the counter overflows before the edge is detected, FF_H is set to the TREG3A and an overflow interrupt (INTTC3) is generated. During interrupt processing, it can be determined whether or not there is an overflow by checking whether or not the TREG3A value is FF_H. Also, after an interrupt (capture to TREG3A, or overflow detection) is generated, capture and overflow detection are halted until TREG3A has been read out; however, the counter continues.

After TREG3A has been read out, capture and overflow detection are resumed, usually, TREG3B is read out first.



2.8 8-bit Timer/Counter 5 (TC5)

2.8.1 Configuration



2.8.2 Control

The TC5 is controlled by a timer/counter 5 control register (TC5CR) and an 8-bit timer register 5 (TREG5).



Figure 2-28. Timer/Counter 5 Timer Register, Control Register

2.8.3 Function

TC 5 has 3 operating modes : timer, programmable divider output, and PWM output mode.

(1) Timer mode

In this mode, the internal clock is used for counting up. The contents of the timer register 5 (TREG5) is compared with the contents of the up-counter. Matching with TREG5 generates a timer/counter 5 interrupt (INTTC5) and clears the counter. Counting up resumes after the counter is cleared.

Source clock		resolution maximum setting time				
NORMAL1/2, IDLE1/2 mode	SLOW, SLEEP mode	fc = 8 MHz	fc = 8 MHz			
fc/2 ⁷ [Hz]	-	16 µs	4 ms			
fc/2 ⁵	-	4 µs	1 ms			
fc/2 ³	-	1 µs	255 µs			

Table 2-6.	Source Clock	(Internal	clock) for	TC5	ç
------------	--------------	-----------	------------	-----	---

(2) Programmable divider output (PDO) mode

The internal clock is used for counting up. The contents of the TREG5 are compared with the contents of the up-counter. The timer F/F5 output is toggled and the counter is cleared each time a match is found. The timer F/F5 output is inverted and output to the PDO (P72) pin. This mode can be used for 50% duty pulse output. INTTC5 interrupt is generated each time the PDO output is toggled.

Example : 1024 Hz pulse output (at fc = 4.194304 MHz)

- (TC5CR), 00001010B ; Sets to TC5 modes and source clock
- LD (TREG5), 10H

LD

- Sets TREG5 Enables INTTC5
- SET (EIRH). EF15
- \bigcirc
- LD (TC5CR), 00101010B ; Starts the measurement


(3) **Pulse width modulation** (PWM) **output** mode

PWM output with a resolution of 8-bits is possible. The internal clock is used for counting up. The contents of the TREG5 is compared with the contents of the up-counter. If a match is found, the timer F/F5 output is toggled. The counter continues counting and, when an overflow occurs, the timer F/F5 output is again toggled and the counter is cleared. The timer F/F5 output is inverted and output to the PWM (P72) pin. An INTTC5 interrupt is generated when an overflow occurs.

TREG5 is configured a 2- stage shift register and, during output, will not switch until one output cycle is completed even if TREG5 is overwritten; therefore, output can be altered continuously. Also, the first timer, TREG5 is shifted by setting TC5S (bit 5 in TC5CR) to "1" after data are loaded to TREG5.

Note 1 : Do not overwrite TREG4 only when an INTTC4 interrupt is generated. Usually, TREG4 is overwritten in the routine of INTTC4 interrupt service.

Note 2: PWM output mode can be used only in the NORMAL1, 2, and IDLE1, 2 mode.



DM/M Output Made Timing Chart
PWM Output Mode Timing Chart

Table 2-7.	PWM Output Mode
	i in output mout

	Source	e clock	At fc	= 8 MHz
NORMAL1/	2, IDLE1/2 mode	CI OW CI FED mode	resolution	Repeat cycle
DV7CK = 0	DV7CK = 1	SLOW, SLEEP mode	resolution	Repeat Cycle
	fc/2 ² [Hz]	\sim \sim $-$	500 ns	127.5 μs
	fc/2	<u> </u>	250 ns	63.8 µs
	fc		125 ns	s ب <i>µ</i> s
		J		
	2/			

2.9 Serial Interface (SIO)

The 87C446/846/H46 each have two clocked-synchronous 8-bit serial interfaces (SIO). Each serial interface has an 8-byte transmit and receive data buffer that can automatically and continuously transfer up to 64 bits of data.

The serial interfaces are connected to external devices via pins P75 (SO), P74 (SI), P73 (SCK) for SIO. The serial interface pins are also used as port P7. When used as serial interface pins, the output latches of these pins should be set to "1". In the transmit mode, pins P74 can be used as normal I/O ports, and in the receive mode, the pins P75 can be used as normal I/O ports.

2.9.1 Configuration

The SIO have the same configuration, except for the addresses/bit positions of the control/ status registers and buffer registers.



2.9.2 Control

The serial interfaces are controlled by SIO control registers (SIOCR1/SIOCR2). The serial interface status can be determined by reading SIO status registers (SIOSR).

The transmit and receive data buffer is controlled by the BUF (bits 2-0 in SIOCR2). The data buffer is assigned to addresses $0FF0_H - 0FF7_H$ for SIO in the DBR area, and can continuously transfer up to 8 words (bytes or hibbles) at one time. When the specified number of words has been transferred, a buffer empty (in the transmit mode) or a buffer full (in the receive mode or transmit/receive mode) interrupt (INTSIO) is generated.

When the internal clock is used as the serial clock in the 8-bit receive mode and the 8-bit transmit/receive mode, a fixed interval wait can be applied to the serial clock for each word transferred. Four different wait times can be selected with WAIT (bits 4 and 3 in SIOCR2).

TOSHIBA



TOSHIBA



Figure 2-32. SIO Control Registers and Status Registers

(1) Serial Clock

<u>a. Clock Source</u>

SCK (bits 2 - 0 in SIOCR1) is able to select the following:

① Internal Clock

Any of four frequencies can be selected. The serial clock is output to the outside on the SCK pin. The SCK pin goes high when transfer starts.

When data writing (in the transmit mode) or reading (in the receive mode or the transmit/receive mode) cannot keep up with the serial clock rate, there is a wait function that automatically stops the serial clock and holds the next shift operation until the read/write processing is completed.

	NORMAL 1/2, J	Serial clock		Maximum t	ransfer rate
	DV7CK = 0	DV7CK = 1	SLOW, SLEEP mode	At fc=8 MHz	At fs = 32.768 kHz
f	c/2 ¹³ [Hz] c/2 ⁸ c/2 ⁶	fs / 2 ⁵ [Hz] fc / 2 ⁸ fc / 2 ⁶ fc / 2 ⁵	fs / 2 ⁵ [Hz] _ _	0.95 Kbit/s 30.5 122 244	1 Kbit/s
			,		e: 1 Kbit = 1024 bit
SCK pi	n output		automati wait fund		
SO pi	n output	a ₀ X a ₁ X	a ₂ X a ₃		b_2 b_3 c_0 c_1
Written data to 1	transmit the DBR	a		X b X	c

Table 2-8. Serial Clock Rate

Figure 2-33. Clock Source (Internal Clock)

② External Clock

An external clock connected to the \overline{SCK} pin is used as the serial clock. In this case, the P73 ($\overline{SCK1}$) output latch must be set to "1". To ensure shifting, a pulse width of at least 4 machine cycles is required. Thus, the maximum transfer speed is 244K-bit/s. (at fc = 8 MHz).



b.Shift edge

The leading edge is used to transmit, and the trailing edge is used to receive.

① Leading Edge

Transmitted data are shifted on the leading edge of the serial clock (falling edge of the SCK pin input/output).

② Trailing Edge

Received data are shifted on the trailing edge of the serial clock (rising edge of the SCK pin input/output).



Figure 2-34. Shift Edge

(2) Number of Bits to Transfer

Either 4-bit or 8-bit serial transfer can be selected. When 4-bit serial transfer is selected, only the lower 4 bits of the transmit/receive data buffer register are used. The upper 4 bits are cleared to "0" when receiving.

The data is transferred in sequence starting at the least significant bit (LSB).

(3) Number of Words to Transfer

Up to 8 words consisting of 4 bits of data (4-bit serial transfer) or 8 bits (8-bit serial transfer) of data can be transferred continuously. The number of words to be transferred is loaded to BUF in SIOBCR. An INTSIO interrupt is generated when the specified number of words has been transferred. If the number of words is to be changed during transfer, the serial interface must be stopped before making the change.



Figure 2-35. Number of Bits to Transfer (Example : 4-bit serial transfer)

2.9.3 Transfer Mode

SIOM (bits 5 - 3 in SIOCR1) is used to select the transmit, receive, or transmit/receive mode.

(1) 4-bit and 8-bit Transmit Modes

In these modes, the SIOCR1 is set to the transmit mode and then the data to be transmitted first are written to the data buffer registers (DBR). After the data are written, the transmission is started by setting SIOS to "1". The data are then output sequentially to the SO pin in synchronous with the serial clock, starting with the least significant bit (LSB). As soon as the LSB has been output, the data are transferred from the data buffer register to the shift register. When the final data bit has been transferred and the data buffer register is empty, an INTSIO (buffer empty) interrupt is generated to request the next transmitted data.

When the internal clock is used, the serial clock will stop and an automatic-wait will be initiated if the next transmitted data are not loaded to the data buffer register by the time the number of data words specified with the BUF has been transmitted. Writing even one word of data cancels the automatic-wait; therefore, when transmitting two or more words, always write the next word before transmission of the previous word is completed.

Note : Waits are also canceled by writing to a DBR not being used as a transmit data buffer register; therefore, during SIO do not use such DBR for other applications.

When an external clock is used, the data must be written to the data buffer register before shifting next data. Thus, the transfer speed is determined by the maximum delay time from the generation of the interrupt request to writing of the data to the data buffer register by the interrupt service program.

When the transmit is started, after the SIOF goes "1" output from the SO pin holds final bit of the last data until falling edge of the SCK.

The transmission is ended by clearing SIOS to "0" or setting SIOINH to "1" in buffer empty interrupt service program to end transmitting. That the transmission has ended can be determined from the status of SIOF (bit 7 in SIOSR) because SIOF is cleared to "0" when a transfer is completed.

When SIOINH is set, the transmission is immediately ended and SIOF is cleared to "0". When an external clock is used, it is also necessary to clear SIOS to "0" before shifting the next data;

otherwise, dummy data will be transmitted and the operation will end. If it is necessary to change the number of words, SIOS should be cleared to "0", then BUF must be rewritten after confirming that SIOF has been cleared to "0".





(2) 4-bit and 8-bit Receive Modes

After setting the control registers to the receive mode, set SIOS to "1" to enable receiving. The data are then transferred to the shift register via the SI pin in synchronous with the serial clock. When one word of data has been received, it is transferred from the shift register to the data buffer register (DBR). When the number of words specified with the BUF has been received, an INTSIO (buffer full) interrupt is generated to request that these data be read out. The data are then read from the data buffer registers by the interrupt service program.

When the internal clock is used, and the previous data are not read from the data buffer register before the next data are received, the serial clock will stop and an automatic-wait will be initiated until the data are read. A wait will not be initiated if even one data word has been read.

Note : Waits are also canceled by reading a DBR not being used as a received data buffer register is read; therefore, during SIO do not use such DBR for other applications.

When an external clock is used, the shift operation is synchronized with the external clock; therefore, the previous data are read before the next data are transferred to the data buffer register. If the previous data have not been read, the next data will not be transferred to the data buffer register and the receiving of any more data will be canceled. When an external clock is used, the maximum transfer speed is determined by the delay between the time when the interrupt request is generated and when the data received have been read.

The receiving is ended by clearing SIOS to "0" or setting SIOINH to "1" in buffer full interrupt service program. When SIOINH is set, the receiving is immediately ended and SIOF is cleared to "0". When SIOS is cleared, the current data are transferred to the buffer in 4-bit or 8-bit blocks. The receiving mode ends when the transfer is completed. SIOF is cleared to "0" when receiving is ended and thus can be sensed by program to confirm that receiving has ended.

Note: The buffer contents are lost when the transfer mode is switched. If it should become necessary to switch the transfer mode, end receiving by clearing SIOS to "0", read the last data and then switch the transfer mode.

If it is necessary to change the number of words in external clock operation, SIOS should be cleared to "0" then BUF must be rewritten after confirming that SIOF has been cleared to "0".

If it is necessary to change the number of words in internal clock operation, during automatic-wait which occurs after completion of data receiving, BUF must be rewritten before the received data is read out.



Figure 2-37. Receive Mode (Example : 8-bit, 1 word, internal clock)

(3) 8-bit Transmit/Receive Mode

After setting the control registers to the 8-bit transmit/receive mode, write the data to be transmitted first to the data buffer registers (DBR). After that, enable transceiving by setting SIOS to "1". When transmitting, the data are output from the SO pin at leading edges of the serial clock. When receiving, the data are input to the SI pin at the trailing edges of the serial clock. 8-bit data are transferred from the shift register to the data buffer register. An INTSIO interrupt is generated when the number of data words specified with the BUF has been transferred. The interrupt service program reads the received data from the data buffer register and then writes the data to be transmitted. The data buffer register is used for both transmitting and receiving; therefore, always write the data to be transmitted after reading the received data.

When the internal clock is used, a wait is initiated until the received data are read and the next data are written.

A wait will not be initiated if even one data word has been written.

Note : Waits are also canceled by writing to a DBR not being used as the transmit/received data buffer register; therefore, do not use such DBR for other applications.

When an external clock is used, the shift operation is synchronized with the external clock; therefore, it is necessary to read the received data and write the data to be transmitted next before starting the next shift operation. When an external clock is used, the transfer speed is determined by the maximum delay between generation of an interrupt request and the received data are read and the data to be transmitted next are written.

When the transmit is started, after the SIOF goes "1" output from the SO pin holds final bit of the last data until falling edge of the SCK.

The transmit/receive operation is ended by clearing SIOS to "0" or setting SIOINH to "1" in buffer full interrupt service program.

When SIOS is cleared, the current data are transferred to the data buffer register in 8-bit blocks. The transmit mode ends when the transfer is completed. SIOF is cleared to "0" when receiving is ended and thus can be sensed by program to confirm that receiving has ended.

Note: The buffer contents are lost when the transfer mode is switches. If it should become necessary to switch the transfer mode, end receiving by clearing SIOS to "0", read the last data and then switch the transfer mode.

When SIOINH is set, the transmit/receive operation is immediately ended and SIOF is cleared to "0". If it is necessary to change the number of words in external clock operation, SIOS should be cleared to "0", then BUF must be rewritten after confirming that SIOF has been cleared to "0".

If it is necessary to change the number of words in internal clock, during automatic-wait operation which occurs after completion of transmit/receive operation, BUF must be rewritten before reading and writing of the receive/transmit data.





Figure 2-39. Transmitted Data Hold Time at End of Transmit/Receive

2.10 8-bit High-speed Serial Output (HSO)

The 87C446/846/H46 each have a clock-synchronous 8-bit serial output (HSO). The HSO has a 1-byte transmit data buffer register (HSODR). The HSODR is assigned to address $0FF8_H$ in the DBR area. The HSO is connected to the external devices via pins P76 (HSCK) and P77 (HSO). These pins are also used as the port P7. When used as pins HSCK/HSO, the P76/P77 output latches should be set to "1".





2.10.2 Control

The HSO is controlled by a HSO control register (HSOCR). The transfer status can be determined by reading a HSO status register (HSOSR).

HSO Con	trol Register	(
HSOCR (0024 _H)	7 6 INH	5 4 3 2	1 0 SÇK (Initial value : *0** **00)	
	INH Tra	Insmit control	0 : Continue transfer 1 : Abort transfer	
	SCK Ser	ial clock select	00 : Internal clock fc/2 ⁸ [Hz] 01 : Internal clock fc/2 ⁶ 10 : Internal clock fc/2 ⁵ 11 : Internal clock fc/2 ³	write only
HSO Stat	us Register	Note : fc ; High-frequenc	y clock [Hz], * ; don't care	
HSOSR (0024 _H)	7 6 "1" SEF ,	5 4 3 2 "1" "1" "1" "1"	<u>1</u> 0, <u>7</u> 1" - 1"1"	
		ft operating status nitor	0 : Shift operation terminated (enable write to buffer) 1 : Shift operation in process (disable write to buffer)	read only

Figure 2-41. HSO Control Register and Status Register

2.10.3 Transmit Operations

SCK (bits 1 and 0 in HSOCR) is used to select the transfer rate. Transmission is started by writing one byte of data to the HSODR. The transmit data are output sequentially to the HSO pin in synchronized with the falling edges of the serial clock, starting with the least significant bit (LSB). Writing to the buffer is disabled by the hardware during data transfers. The shift register is empty after one byte of data has been transferred, so writing to the buffer is again enabled at that point. SEF (bit 6 in HSOSR) is set to "1" during transfers (write to buffer disabled) and is cleared to "0" when a transfer is completed (write to buffer enabled); therefore, whether or not a transfer has been completed can be confirmed with a program that reads SEF. The HSCK pin is raised to "high" at the start and end of transfers.

Note : To continue a transfer without sensing SEF, write the next data to be transferred after 9 cycles (11 cycles when fc/2³ [Hz] is selected only) at the transfer rate selected with SCK after writing to the buffer.

HSODR	write	write
HSCK pin output	$+$ \dots \dots	un fin
HSO pin output	$ \begin{array}{c} \begin{array}{c} \\ \\ \end{array} \\ \hline \end{array} \\ \begin{array}{c} \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \\ \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \\ \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \\ \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \\ \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} $	$ \begin{array}{c c} & & & \\ \hline D_5 & \hline D_6 & \hline D_7 & \hline D_0 & \hline D_1' & \hline \end{array} $
SEF		
Figure 2	2-42. High-speed Serial Outp	ut Timing Chart
		$(\overline{\mathbb{Z}}/5)$
	$(\land \land$	
6	7°	
		\rangle
Z/ J	\sim	

8-bit A/D Converter (ADC) 2.11

The 87C446/846/H46 each have an 8-channel multiplexed-input 8-bit successive approximate type A/D converter with sample and hold.





2.11.2 Control

The A/D converter is controlled by an A/D converter control register (ADCCR) and a port P6 input/output control register (P6CR).



DCCR		6 5 4 3	2 1 0 (Initial values - 00.00000)	
ОССК 100Е _Н)	EOCF A	DS ACK AINDS	SAIN (Initial value : 00×0 0000)	
			0000 : AINO	
			0001 : AIN1	
			0010 : AIN2	
			0011 : AIN3	
	SAIN	Analog input selection	0100 : AIN4	
			0101 : AIN5 0110 : AIN6	
			1 *** : reserved	R/W
	AINDS		0 : Enable	
	AINDS	Analog input control	1 : Disable	
	АСК	conversion time	0 : 23 μs (at fc=8 MHz)	
			1 : 92 μ s (at fc = 8 MHz)	
	ADS	A/D conversion start	0:-	
			1 : A/D conversion start	
	EOCF	End of A/D conversion flag	0 : Under conversion or Before conversion	R
	EGG		1 : End of conversion	
	Note 1 : *	; don't care		
	Note 2 : S	elect analog input when A/D co	onverter stops.	
	Note 3 : T	he ADS is automatically cleared	d to "0" after starting conversion.	
	Note 4 : T	he EOCF is cleared to "0" when	reading the ADCDR.	
		he EOCF is read-only.		

Figure 2-44. A/D Converter Control Register and A/D Conversion Result Register

2.11.3 Operation

Apply analog reference voltage to pins VAREF and VASS.

(1) Start of A/D conversion

First, set the corressponding P6CR bit to "1" for analog input. Clear the AINDS (bit 4 in ADCCR) to "0" and select one of eight analog input AIN7-AIN0 with the SAIN (bits 3-0 in ADCCR).

A/D conversion is started by setting the ADS (bit 6 in ADCCR) to "1".

Conversion is accomplished in 46 machine cycles (184/fc [s] at ACK = 0).

The EOCF (bit 7 in ADCCR) is set to "1" at end of conversion.

Note 1: The pin that is not used as an analog input can be used as regular input/output pins. During conversion, do not perform output instruction to maintain a precision for all of the pins.

Note 2: To keep the same level of an analog input during 4 Machine Cycle Time is necessary for charging the electron to the sample hold circuit which has a resistor (typ.5k Ω) and a capacitor (typ. 12pF)

(2) Reading of A/D conversion result

After the end of conversion, read the conversion result from the ADCDR. The EOCF is automatically cleared to "0" when reading the ADCDR. (3) A/D conversion in STOP mode

When the MCU places in the STOP mode during the A/D conversion, the conversion is terminated and the ADCDR contents become indefinite.

However, if the STOP mode is started after the end of conversion (EOCF = 1), the ADCDR contents are held.





INPUT/OUTPUT CIRCUITRY

- Note: The instruction for specifying Masking Option (Operating Mode) in ES Order Sheet is described in ADDITIONAL INFORMATION "Notice for Masking Option of TLCS-870 and TLCS-870X series" section 8.
- (1) Control pins

The input/output circuitries of the 87C446/846/H46 control pins are shown below, any one of the circuitries can be chosen by a code (NM1 or NM2) as a mask option.

CONTROL PIN	I/O	INPUT/OUTPUT CIRCUITRY and CODE	REMARKS
XIN XOUT	Input Output	Osc. enable	Resonator connecting pins (high-frequency) $R_f = 1.2 M\Omega$ (typ.) $R_0 = 1.5 k\Omega$ (typ.)
XTIN (P21) XTOUT (P22)	Input Output	NM1 NM2 Refer to port P2 Osc. enable VDD o W Refer VDD o XTIN XTOUT	Resonator connecting pins (low-frequency) R _f = 6 MΩ (typ.) R _O = 220 kΩ (typ.)
RESET	1/0	Address-trap-reset Watchdog-timer-reset System-clock-reset	Sink open drain output Hysteresis input Pull-up resistor $R_{IN} = 220 k\Omega$ (typ.) $R = 1 k\Omega$ (typ.)
STOP/INT5 (P20)	Input	P20 output P20 input STOP/INT5	Hysteresis input R = 1 kΩ (typ.)
TEST	Input	$R = D_1$	Pull-down resistor R _{IN} = 70 kΩ (typ.) R = 1 kΩ (typ.)
Be sur	e to fix the	not have a pull-down resistor (R _{IN}) and diode (D _I) for TEST pin. TEST pin to low. circuitries of the 87PH46 is the code NM1 type.	

(2) Input/Output Ports

The input/output circuitries of the 87C446/846/H46 input/output ports are shown below.



Electrical Characteristics

Absolute Maximum Ratings		(V ₅₅ = 0 V)					
Parameter	Symbol	Conditions	Ratings	Unit			
Supply Voltage	V _{DD}		-0.3 to 6.5	V			
Input Voltage	V _{IN}		- 0.3 to V _{DD} + 0.3	V			
Output Voltage	V _{OUT}		- 0.3 to V _{DD} + 0.3	V			
	I _{OUT1}	Ports P1, P2, P6, P7	3.2				
Dutput Current (Per 1 pin)	I _{OUT2}	Port P0	30	mA			
	ΣI_{OUT1}	Ports P1, P2, P6, P7	100				
Output Current (Total)	ΣI_{OUT2}	Port P0	120	mA			
Power Dissipation [Topr = 70°C]	PD	87C446/846/H46	600	mW			
Soldering Temperature (time)	Tsld	(7)	260 (10 s)	°C			
Storage Temperature	Tstg	$\langle \vee \rangle$	-55 to 125	°C			
Operating Temperature	Topr		- 30 to 70	°C			

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Parameter	Symbol	Pins) c	Conditions	Min	Max	Unit
		\overline{C}	f. 0.141	NORMAL1, 2 mode	4.5		
		(())	fc = 8 MHz	IDLE1, 2 mode	4.5		
			fc = 4.2 MHz	NORMAL1, 2 mode			
Supply Voltage	V _{DD}		TC = 4.2 IVIHZ	IDLE1, 2 mode	2.7	5.5	V V
			fs=	SLOW mode	2.7		
	$\langle \langle \rangle$		32.768 kHz	SLEEP mode			
				STOP mode	2.0		
	V _{IH1}	Except hysteresis input			$V_{DD} \times 0.70$		
Input High Voltage	V _{IH2}	Hysteresis input	×	V _{DD} ≧4.5 V	V _{DD} x 0.75	V _{DD}	v
\sim	V _{IH3}		∨ v	′ _{DD} <4.5 ∨	V _{DD} x 0.90		
	V _{IL1}	Except hysteresis input				V _{DD} x 0.30	
Input Low Voltage	V _{IL2}	Hysteresis input	\ \	′ _{DD} ≧4.5 V	0	V _{DD} x 0.25	v
	V _{IL3}		v v	′ _{DD} <4.5 ∨		V _{DD} x 0.10	
	fc	XIN, XOUT	V _{DD}	= 4.5 to 5.5 V	1.0	8.0	мн
Clock Frequency			V _{DD}	= 2.7 to 5.5 V	1.0	4.2	
	fs	XTIN, XTOUT			30.0	34.0	kHz

a e e _ . •

Note: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

Parameter	Symbol	Pins	Conditions	Min	Тур.	Max	Unit
Hysteresis Voltage	V _{HS}	Hysteresis inputs	V _{DD} = 5.0 V	(-)	0.9	-	V
	I _{IN1}	TEST	$V_{DD} = 5.5 V$	\square	/		
Input Current	I _{IN2}	Open drain ports, Tri-state ports	$V_{\rm IN} = 5.5 \text{V/0} \text{V}$	<u> </u>	-	± 2	μΑ
	I _{IN3}	RESET, STOP	V _{IN} = 5.5 V/0 V))			
Input Resistance	R _{IN2}	RESET		100	220	450	kΩ
Output Leakage	I _{LO1}	Sink open drain ports	V _{DD} = 5.5 V, V _{OUT} = 5.5 V	-	-	2	
Current	I _{LO2}	Tri-state ports	$V_{DD} = 5.5 V, V_{OUT} = 5.5 V/0 V$	_	-	±2	μA
Output High Voltage	V _{OH2}	Tri-state ports	$V_{DD} = 4.5 V$, $I_{OH} = -0.7 mA$	4.1	\bigcirc	-	V
Output Low Voltage	V _{OL}	Except XOUT and P0	$V_{DD} = 4.5 V, I_{OL} = 1.6 \text{ mA}$	- <	4(-)	0.4	V
Output Low current	I _{OL3}	Р0	$V_{DD} = 4.5 V, V_{OL} = 1.0 V$	-12	20	-	mA
Supply Current in			V _{DD} = 5.5 V	$(\bigcirc$	8	14	
NORMAL 1, 2 modes			fc=8 MHz		\mathcal{P}	14	mA
Supply Current in			fs = 32.768 kHz	\sim		6	"``A
IDLE 1, 2 modes		(V _{IN} = 5.3 V/0.2 V	\sim	4	0	
Supply Current in		4	V _{DD} = 3.0 V	()	2.5	3.5	
NORMAL 1, 2 modes			fc=4.19 MHz fs=32.768 kHz	2 2.	2.5	5 5.5	- mA
Supply Current in	₁				1.5	2.0	
IDLE 1, 2 modes	IDD		V _{IN} = 2.8 V/0.2 V	_	1.5	2.0	
Supply Current in			$V_{DD} = 3.0 V$	_	30	60	μΑ
SLOW mode			fs = 32.768 kHz		30	00	μΑ
Supply Current in		(())	$V_{\rm IN} = 2.8 \text{V}/0.2 \text{V}$		15	30	
SLEEP mode				_	15	50	μΑ
Supply Current in		$(\subset \land$	$V_{DD} = 5.5 V$		0.5	10	
STOP mode			V _{IN} = 5.3 V/0.2 V		0.5	10	
Note 1: Typical values Note 2: Input Current Note 3: I _{DD} ; Except			not included, when the input resi	stor (pul	l-upor p	ull-dow	n) is

Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
Analan Defense Voltona	VAREE		2.7	-	V _{DD}	
Analog Reference Voltage	VASS			V _{SS}		Ţ
Analog Input Voltage	> (V _{AIN}		V _{ASS}	-	VAREF	V
Analog Supply Current	IREF	$V_{AREF} = 5.5 V, V_{ASS} = 0.0 V$	-	0.5	1.0	mA
Nonlinearity Error		V _{DD} = 5.0 V	-	-	± 1	
Zero Point Error	\searrow	$V_{AREF} = 5.000 V$ $V_{ASS} (V_{SS}) = 0.000 V or$	-	-	± 1] .c.
Full Scale Error		$V_{DD} = 2.7 V$		-	± 1	- LSB
Total Error		V _{AREF} = 2.700 V V _{ASS} (V _{SS}) = 0.000 V	_	-	± 2	1

Demonster Currehel			D.d'.	<u> </u>	N.4	
Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
Machine Cycle Time		In NORMAL 1, 2 mode	0.5	(-)	10	μS
		In IDLE 1, 2 mode	0.5			
	t _{cy}	In SLOW mode	A 117 0	Z)	133.3	
		In SLEEP mode	117.6			
High Level Clock Pulse Width	t _{WCH}	For external clock operation	50) -	_	ns
Low Level Clock Pulse Width	t _{WCL}	(XIN input), fc = 8 MHz				
High Level Clock Pulse Width	t _{WSH}	For external clock operation				μs
Low Level Clock Pulse Width	t _{WSL}	(XTIN input), fs = 32.768 kHz	14.7	- ~		

Recommended	d Oscillating Condition	ons $(V_{SS} = 0)$	$V_{,} V_{DD} = 4.5 \text{ to } 5.5 V_{,}$	Topr = - 30 t	o 70°C)	O)
Parameter	Oscillator	Frequency	Recommended C		Recommended Condition	
High-frequency -	Ceramic Resonator	8 MHz 4 MHz	MURATA CSA CSA KYOCERA KBR MURATA CSA	88.0M 8.00MTz CS8.00MT CS8.00MT CS8.00MT CS8.00MT C4.00MS C4.00MG 4.00MG	30 pF	30 pF
	Crystal Oscillator	8 MHz 4 MHz		B 8.0000	20 pF	20 pF
Low-frequency	Crystal Oscillator	32.768 kHz	NDK MX	-38T	15 pF	15 pF



Note 1: An electrical shield by metal shield plate on the surface of the IC package should be recommendable in order to prevent the device from the high electric fiedstress applied from CRT (Cathode Ray Tube) for continuous reliable operation.

Note 2: The product numbers and specifications of the resonators by Murata Manufacturing Co., Ltd. are subject to change. For up-to-date information, please refer to the following URL: http://www.murata.co.jp/search/index.html

Package Dimensions

P-SDIP42-600-1.78

