TOSHIBA



TOSHIBA CORPORATION

Semiconductor Company

Document Change Notification

The purpose of this notification is to inform customers about the launch of the Pb-free version of the device. The introduction of a Pb-free replacement affects the datasheet. Please understand that this notification is intended as a temporary substitute for a revision of the datasheet.

Changes to the datasheet may include the following, though not all of them may apply to this particular device.

- 1. Part number
 - Example: TMPxxxxxF TMPxxxxxFG

All references to the previous part number were left unchanged in body text. The new part number is indicated on the prelims pages (cover page and this notification).

2. Package code and package dimensions

Example: LQFP100-P-1414-0.50C LQFP100-P-1414-0.50F

All references to the previous package code and package dimensions were left unchanged in body text. The new ones are indicated on the prelims pages.

3. Addition of notes on lead solderability

Now that the device is Pb-free, notes on lead solderability have been added.

4. RESTRICTIONS ON PRODUCT USE

The previous (obsolete) provision might be left unchanged on page 1 of body text. A new replacement is included on the next page,

5. Publication date of the datasheet

The publication date at the lower right corner of the prelims pages applies to the new device.

1. Part number

2. Package code and dimensions

| Previous Part Number (in Body Text) | Previous Package Code (in Body Text) | New Part Number | New Package Code | OTP |
|--|---|-----------------|--------------------|-------------|
| TMP87C814N | SDIP64-P-750-1.78 | TMP87C814NG | SDIP64-P-750-1.78 | TMP87PM14NG |
| TMP87C814F | QFP64-P-1420-1.00A | TMP87C814FG | QFP64-P-1420-1.00A | TMP87PM14FG |
| TMP87CH14N | SDIP64-P-750-1.78 | TMP87CH14NG | SDIP64-P-750-1.78 | TMP87PM14NG |
| TMP87CH14F | QFP64-P-1420-1.00A | TMP87CH14FG | QFP64-P-1420-1.00A | TMP87PM14FG |
| TMP87CK14N | SDIP64-P-750-1.78 | TMP87CK14NG | SDIP64-P-750-1.78 | TMP87PM14NG |
| TMP87CK14F | QFP64-P-1420-1.00A | TMP87CK14FG | QFP64-P-1420-1.00A | TMP87PM14FG |
| TMP87CM14N | SDIP64-P-750-1.78 | TMP87CM14NG | SDIP64-P-750-1.78 | TMP87PM14NG |
| TMP87CM14F | QFP64-P-1420-1.00A | TMP87CM14FG | QFP64-P-1420-1.00A | TMP87PM14FG |

*: For the dimensions of the new package, see the attached Package Dimensions diagram.

3. Addition of notes on lead solderability

The following solderability test is conducted on the new device.

Lead solderability of Pb-free devices (with the G suffix)

| Test | Test Conditions | Bemark |
|---------------|---|---|
| Solderability | (1) Use of Lead (Pb) solder bath temperature = 230°C dipping time = 5 seconds the number of times = once use of R-type flux (2) Use of Lead (Pb)-Free solder bath temperature = 245°C dipping time = 5 seconds the number of times = once use of R-type flux | Leads with over 95% solder coverage till lead forming are acceptable. |

20070701-EN

4. RESTRICTIONS ON PRODUCT USE

The following replaces the "RESTRICTIONS ON PRODUCT USE" on page 1 of body text.

RESTRICTIONS ON PRODUCT USE

• The information contained herein is subject to change without notice.

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk.
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third parties.
- Please contact your sales representative for product-by-product details in this document regarding RoHS compatibility. Please use these products in this document in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses occurring as a result of noncompliance with applicable laws and regulations.
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.

5. Publication date of the datasheet

The publication date of this datasheet is printed at the lower right corner of this notification.

(Annex)

Package Dimensions

SDIP64-P-750-1.78



QFP64-P-1420-1.00A

Unit: mm



CMOS 8-Bit Microcontroller

TMP87C814N/F, TMP87CH14N/F, TMP87CK14N/F, TMP87CM14N/F

The 87C814/H14/K14/M14 are the high speed and high performance 8-bit single chip microcomputers. These MCU contain 8-bit A/D conversion inputs and a VFT (Vacuum Fluorescent Tube) driver on a chip.



980910EBP1

• For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter

- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.
 TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
 The products described in this document are subject to the foreign exchange and foreign trade laws.
 The information contained herein is presented only as a guide for the applications of our products. No responsibility
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others. The information contained herein is subject to change without notice.

- Vacuum Fluorescent Tube Driver (automatic display)
 - High breakdown voltage ports (max. 40 V × 24 bits)
- Dual clock operation
 - Single/Dual-clock mode (option)
- Five Power saving operating modes
 - STOP mode: Oscillation stops. Battery / Capacitor back-up. Port output hold/High-impedance.
 - SLOW mode: Low power consumption operation using low-frequency clock (32.768 kHz).
 - IDLE1 mode: CPU stops, and Peripherals operate using high-frequency clock. Release by interrupts.
 - IDLE2 mode: CPU stops, and Peripherals operate using high-and low-frequency clock. Release by interrupts.
 - SLEEP mode: CPU stops, and Peripherals operate using low-frequency clock. Release by interrupts.
- ♦ Wide operating voltage: 2.7 to 5.5 V at 32.768 kHz, 4.5 to 5.5 V at 8 MHz / 32.768 kHz
- Emulation Pod: BM87CM14N0A

Pin Assignments (Top View)



TOSHIBA

Block Diagram



Pin Function

| Pin Name | Input / Output | Funct | ion | | | |
|-----------------------------------|----------------|--|---|--|--|--|
| P07 to P00 | I/O | Two 8-bit programmable input/output ports | | | | |
| P17, P16 | I/O | (tri-state). | $\langle \bigcirc \rangle$ | | | |
| P15 (TC2) | l/O (Input) | Each bit of these ports can be individually configured as an input or an output under 🔨 | Timer/Counter 2 input | | | |
| P14 (PPG) | I/O (Output) | software control. | Programmable pulse generator output | | | |
| P13 (DVOa) | l/O (Output) | During reset, all bits are configured as inputs. | Divider output a | | | |
| P12 (INT2 / TC1) | l/O (Input) | When used as a divider output, the latch | External interrupt input 2 or | | | |
| P11 (INT1) | | must be set to "1". | Timer/Counter 1 input External interruptinput 1 | | | |
| P10 (INTO) | | \overline{O} | External interrupt input 0 | | | |
| | | | Resonator connecting pins (32.768 kHz). | | | |
| P22 (XTOUT) | I/O (Output) | 3-bit input/output port with latch. | For inputting external clock, XTIN is used | | | |
| P21 (XTIN) | l/O (Input) | When used as an input port, the latch must be set to "1". | and XTOUT is opened. | | | |
| P20 (INT5/STOP) | | be set to 1. | External interrupt input 5 or STOP mode release signal input | | | |
| P33 (PWM14 / PWM8 / PDO / TC4) | I/O (I/O) | 4-bit input/output port with latch. | 14-bit PWM output or 8-bit PWM output or 8-bit programmable divider output or Timer/Counter 4 input | | | |
| P32 (SO) | l/O (Output) | When used as an input port, a SIO | SIO serial data Output | | | |
| P31 (SI) | l/O (Input) | input/output, a timer/counter input, or an interrupt input, the latch must be set to "1". | SIO serial data Input | | | |
| P30 (SCK) | I/O (I/O) | | SIO serial clock input/output | | | |
| P57 (G8) to P50 (G15) | I/O (Output) | 8-bit high breakdown voltage linput/output ports with the latch. When used as a VFT driver output, the latch must be cleared to "0". | VFT digit driver outputs | | | |
| P67 (AIN7) to P60 (AIN0) | I/O (Input) | 8-bit programmable input/output port (tri- state). Each bit of the port can be individually configured as an input or an output under software control. | A/D converter analog inputs | | | |
| P77 (S7/G0) to P70 (S0 / G7) | //O (Output) | Two 8-bit high breakdown voltage output ports with the latch When used as a VFT driver output, the latch must be cleared to "0". | VFT digit/segment driver outputs | | | |
| P87 (DVOb / \$15) | I/O (Output) | Two 8-bit high breakdown voltage output | Divider out put b or VFT segment driver output | | | |
| P86 (INT3/S14) | 1/0 (1/0) | ports with the latch. When used as a VFT driver output, the latch | External interrupt input 3 or VFT segment driver output | | | |
| P85 (S13) to P80 (S8) | l/O (Output) | must be cleared to "0". | VFT segment output | | | |
| XIN, XOUT | Input, Output | Resonator connecting pins for high-frequency clock. For inputting external clock, XIN is used and XOUT is opened. | | | | |
| RESET | I/O | Reset signal input or wachdog timer output/address-trap-reset output/system-clock- reset putput. | | | | |
| TEST | Input | Test pin for out-going test. Be tied to low | | | | |
| VDD, VSS | | + 5 V, 0 V (GND) | | | | |
| νкк | Power Supply | VFT driver power supply | | | | |
| VAREF, VASS | | Analog reference voltage inputs (High, Low) | | | | |

OPERATIONAL DESCRIPTION

1. CPU CORE FUNCTIONS

The CPU core consists of a CPU, a system clock controller, an interrupt controller, and a watchdog timer. This section provides a description of the CPU core, the program memory (ROM), the data memory (RAM), and the reset circuit.

1.1 Memory Address Map

The TLCS-870 Series is capable of addressing 64K bytes of memory. Figure 1-1 shows the memory address maps of the 87C814/H14/K14/M14. In the TLCS-870 Series, the memory is organized 4 address spaces (ROM, RAM, SFR, and DBR). It uses a memory mapped I/O system, and all I/O registers are mapped in the SFR/DBR address spaces. There are 16 banks of general-purpose registers. The register banks are also assigned to the first 128 bytes of the RAM address space.



Figure 1-1. Memory Address Maps

1.2 Program Memory (ROM)

The 87C814 has a $8K \times 8$ -bit (addresses $E000_{H}$ -FFFF_H), the 87CH14 has a $16K \times 8$ -bit (addresses $C000_{H}$ -FFFF_H), the 87CK14 has a $24K \times 8$ -bit (addresses $A000_{H}$ -FFFF_H), and the 87CM14 has a $32K \times 8$ -bit (address 8000_{H} -FFFF_H) of program memory (mask programmed ROM).

Addresses FF00_H-FFFF_H in the program memory can also be used for special purposes.

(1) Interrupt / Reset vector table (addresses FFE0_H-FFFF_H)

This table consists of a reset vector and 15 interrupt vectors (2 bytes/vector). These vectors store a reset start address and interrupt service routine entry addresses.

- (2) Vector table for vector call instructions (addresses FFC0_H-FFDF_H) This table stores call vectors (subroutine entry address, 2 bytes/vector) for the vector call instructions [CALLV n]. There are 16 vectors. The CALLV instruction increases memory efficiency when utilized for frequently used subroutine calls (called from 3 or more locations).
- (3) Entry area (addresses FF00_H-FFFF_H) for page call instructions This is the subroutine entry address area for the page call instructions [CALLP n]. Addresses FF00_H-FFBF_H are normally used because address FFC0_H-FFFF_H are used for the vector tables.

Programs and fixed data are stored in the program memory. The instruction to be executed next is read from the address indicated by the current contents of the program counter (PC). There are relative jump and absolute jump instructions. The concepts of page or bank boundaries are not used in the program memory concerning any jump instruction.



Figure 1-2. Program Memory Map

In the TLCS-870 Series, the same instruction used to access the data memory (e. g. [LD A, (HL)]) is also used to read out fixed data (ROM data) stored in the program memory. The register-offset-PC-relative addressing (PC + A) instructions can also be used, and the code conversion, table look-up and n-way multiple-direction jump processing can easily be programmed.

| Example 1 : | | he ROM contents ts into the accum A, (HL) | ulator (87CK14 | | - | er pair |
|--------------------|----|---|-------------------|---|---------------------|----------------------------------|
| Example 2 : | | ts BCD to 7-segm to port P3 after A, TABLE – \$ – 4 (P3), (PC + A) T, SNEXT | | ollowing pr | ogram: | = $05_{\rm H}$, $92_{\rm H}$ is |
| TABLE : SNEXT : | DB | • | IH, OBOH, 99H, 92 | н, 82н, 008н | , 80H, 98H | e c |
| | | er address of ADD in lata difinition instru | | | 2 | d SHLC A |
| Example 3 : | - | nultiple jump in lator (0≦A≦3): A (PC+A) | ; if A | h the conte = 00 _H then PC = 01 _H then PC | C←C234 _H | JP (PC+A) - |
| | DW | 0C234H, 0C37 | if A | = 02 _H then PC = 03 _H then PC | C←DA37 _H | 37 DA B0 E1 |
| Note : DW is | | a definition instruct | | | (\mathcal{S}) | |

1.3 Program Counter (PC)

The program counter (PC) is a 16-bit register which indicates the program memory address where the instruction to be executed next is stored. After reset, the user defined reset vector stored in the vector table (addresses FFF_H and $FFFE_H$) is loaded into the PC; therefore, program execution is possible from any desired address. For example, when CO_H and $3E_H$ are stored at addresses $FFFF_H$ and $FFFE_H$, respectively, the execution starts from address $CO3E_H$ after reset.

The TLCS-870 Series utilizes pipelined processing (instruction pre-fetch); therefore, the PC always indicates 2 addresses in advance. For example, while a 1-byte instruction stored at address $C123_{\rm H}$ is being executed, the PC contains $C125_{\rm H}$.



Figure 1-3. Program Counter

1.4 Data Memory (RAM)

The 87C814/H14 have a 512×8 -bits (addresses 0040_H to $023F_H$), and the 87CK14/CM14 have a 1K \times 8bit (address 0040_H to $043F_H$) of data memory (static RAM). Figure 1-4 shows the data memory map.

Addresses 0000_{H} - $00FF_{H}$ are used as a direct addressing area to enhance instructions which utilize this addressing mode; therefore, addresses 0040_{H} - $00FF_{H}$ in the data memory can also be used for user flags or user counters. General-purpose register banks (8 registers × 16 banks) are also assigned to the 128 bytes of addresses 0040_{H} - $00BF_{H}$. Access as data memory is still possible even when being used for registers. For example, when the contents of the data memory at address 0040_{H} is read out, the contents of the accumulator in the bank 0 are also read out. The stack can be located anywhere within the data memory size. For more details on the stack, see section "1.7 Stack and Stack Pointer".

The 87C814/H14/K14/M14 cannot execute programs placed in the data memory. When the program counter indicates a data memory address, a bus error occurs and an address-trap-reset applies. The RESET pin goes low during the address-trap-reset.

Example 1 : If bit 2 at data memory address 00C0_H is "1", 00_H is written to data memory at address 00E3_H; otherwise, FF_H is written to the data memory at address 00E3_H: TEST (00C0H).2 ; if $(00C0_{H})_{2} = 0$ then jump JRS T,SZERO CLR (00E3H) $(00E3_{H}) \leftarrow 00_{H}$ JRS T,SNEXT SZERO : (00E3H), 0FFH LD $(00E3_H) \leftarrow FF_H$ SNEXT : Increments the contents of data memory at address 00F5_H and clears to 00_H when Example 2 : 10_H is exceeded: INC (00F5H) (00F5_H) ← (00F5_H) + 1 ; AND (00F5H), 0FH $(00F5_{\rm H}) \leftarrow (00F5_{\rm H})_{\wedge}0F_{\rm H}$; The data memory contents become unstable when the power supply is turned on; therefore, the data memory should be initialized by an initialization routine. Note that the general-purpuse registers are mapped in the RAM ; therefore, do not clear RAM at the current bank addresses. : Clears RAM to "00H" except the bank 0: (87C814/CH14) Example1 LD HL, 0048H ; Sets start address to HL register pair LD А, Н Sets initial data (00_H) to A register Sets number of byte to BC register pair BC, 01F7H LD (HL+), A SRAMCLR : LD DEC ВС F, SRAMCLR JRS Clears RAM to "00H" except the bank 0: (87CK14/CM14) Example2 1 LD HL, 0048H ; Sets start address to HL register pair LD A, H Sets initial data (00_H) to A register BC, 03F7H Sets number of byte to BC register pair ĻĎ SRAMCLR : ĽΦ (HL+), A DEC BC JRS F, SRAMCLR

TOSHIBA



TOSHIBA

1.5 General-purpose Register Banks

The general-purpose registers are mapped into addresses 0040_{H} - $00BF_{H}$ in the data memory as shown in Figure 1-4. There are 16 register banks, and each bank contains eight 8-bit registers W, A, B, C, D, E, H, and L. Figure 1-5 shows the general-purpose register bank configuration.



In addition to access in 8-bit units, the registers can also be accessed in 16-bit units as the register pairs WA, BC, DE, and HL. Besides its function as a general-purpose register, the register also has the following functions:

(1) **A, WA**

The A register functions as an 8-bit accumulator and WA the register pair functions as a 16-bit accumulator (W is high byte and A is low byte). Registers other than A can also be used as accumulators for 8-bit operations.

| Examples : | ① ADD A, B ; Adds B contents to A contents and stores the result into A. |
|------------|--|
| | SUB WA, 1234H ; Subtracts 1234 _H from WA contents and stores the result into WA. |
| | ③ SUB E, A ; Subtracts A contents from E contents, and stores the result into E. |
| | |

(2) HL, DE

The HL and DE specify a memory address. The HL register pair functions as data pointer (HL) / index register (HL + d) / base register (HL + C), and the DE register pair function as a data pointer (DE). The HL also has an auto-post- increment and auto-pre-decrement functions. This function simplifies multiple digit data processing, software LIFO (last-in first-out) processing, etc.

| Example 1 : ① ② | LD A, (HL) LD A, (HL + 52H) | ; Loads the memory contents at the address specified by HL into A. ; Loads the memory contents at the address specified by the value |
|--------------------|--------------------------------|---|
| | | obtained by adding 52 _H to HL contents into A. |
| 3 | LD A, (HL + C) | ; Loads the memory contents at the address specified by the value |
| | | obtained by adding the register C contents to HL contents into A. |
| 4 | LD A, (HL +) | ; Loads the memory contents at the address specified by HL into A. |
| | | Then increments HL. |
| 5 | LD A, (– HL) | ; Decrements HL. Then loads the memory contents at the address |
| | | specified by new HL into A. |

The TLCS-870 Series can transfer data directly memory to memory, and operate directly between memory data and memory data. This facilitates the programming of block processing.

Example 2 : Block transfer LD B, m ; m = n - 1 (n : Nunber of bytes to transfer) LD HL, DSTA ; Sets destination address to HL LD DE, SRCA Sets source address to DE SLOOP : LD (HL), (DE) ; (HL) ← (DE) INC ΗL INC DE DEC В JRS F, SLOOP (3) **B, C, BC**

Registers B and C can be used as 8-bit buffers or counters, and the BC register pair can be used as a 16-bit buffer or counter. The C register functions as an offset register for register-offset index addressing (refer to example 1 ③ above) and as a divisor register for the division instruction [DIV gg, C].



The general-purpose register banks are selected by the 4-bit register bank selector (RBS). During reset, the RBS is initialized to "0". The bank selected by the RBS is called the current bank.

Together with the flag, the RBS is assigned to address 003F_H in the SFR as the program status word (PSW). There are 3 instructions [LD RBS, n], [PUSH PSW] and [POP PSW] to access the PSW. The PSW can be also operated by the memory access instruction.



Highly efficient programming and high-speed task switching are possible by using bank changeover to save registers during interrupt and to transfer parameters during subroutine processing.

During interrupt, the PSW is automatically saved onto the stack. The bank used before the interrupt was accepted is restored automatically by executing an interrupt return instruction [RETI]/[RETN] ; therefore, there is no need for the RBS save/restore software processing.

The TLCS-870 Series supports a maximum of 15 interrupt sources. One bank is assigned to the main program, and one bank can be assigned to each source. Also, to increase the efficiency of data memory usage, assign the same bank to interrupt sources which are not nested.

Example: Saving /restoring registers during interrupt task using bank changeover.

| PINT1: | LD | RBS, n | ; | RBS ← n (Bank changeover) |
|--------|--------|----------------|---|--|
| | Interr | upt processing | | |
| | RETI | | ; | Maskable interrupt return (Bank restoring) |

1.6 Program Status Word (PSW)

The program status word (PSW) consists of a register bank selector (RBS) and four flags, and the PSW is assigned to address $003F_H$ in the SFR.

The RBS can be read and written using the memory access instruction (e. g. [LD A, (003FH)], [LD (003FH), A], however the flags can only be read. When writing to the PSW, the change specified by the instruction is made without writing data to the flags. For example, when the instruction [LD (003FH), 05H] is executed, "5" is written to the RBS and the JF is set to "1", but the other flags are not affected.

[PUSH PSW] and [POP PSW] are the PSW access instructions.

1.6.1 Register Bank Selector (RBS)

The register bank selector (RBS) is a 4-bit register used to select general-purpose register banks. For example, when RBS = 2, bank 2 is currently selected. During reset, the RBS is initialized to "0".



Figure 1-6. PSW (Flags, RBS) Configuration

1.6.2 Flags

The flags are configured with the upper 4 bits : a zero flag, a carry flag, a half carry flag and a jump status flag. The flags are set or cleared under conditions specified by the instruction. These flags except the half carry flag are used as jump condition "cc" for conditional jump instructions [JR cc, + 2 + d]/[JRS cc, + 2 + d]. After reset, the jump status flag is initialized to "1", other flags are not affected.

(1) Zero flag (ZF)

The ZF is set to "1" if the operation result or the transfer data is $00_{\rm H}$ (for 8-bit operations and data transfers)/0000_H (for 16-bit operations); otherwise the ZF is cleared to "0".

During the bit manipulation instruction [SET, CLR, and CPL], the ZF is set to "1" if the contents of the specified bit is "0"; otherwise the ZF is cleared to "0".

This flag is set to "1" when the upper 8 bits of the product are 00_H during the multiplication instruction [MUL], and when 00_H for the remainder during the division instruction [DIV]; otherwise it is cleared to "0".

(2) Carry flag (CF)

The CF is set to "1" when a carry out of the MSB (most significant bit) of the result occurred during addition or when a borrow into the MSB of the result occurred during subtraction; otherwise the CF is cleared to "0". During division, this flag is set to "1" when the divisor is 00_H (divided by zero error), or when the quotient is 100_H or higher (overflow error); otherwise it is cleared. The CF is also affected during the shift/rotate instructions [SHLC, SHRC, ROLC, and RORC]. The data shifted out from a register is set to the CF.

This flag is also a 1-bit register (a boolean accumulator) for the bit manipulation instructions. Set/clear/complement are possible with the CF manipulation instructions.

Example1 : Bit manipulation

CF, (0007H).5 ; $(0001_{H})_{2}$ ← $(0007_{H})_{5}$ \forall $(009A_{H})_{0}$ CF, (009AH).0 (0001H).2, CF

Example2 : Arithmetic right shift

٢Ď

XOR

LD

LD CF, A. 7 RORC A

(3) Half carry flag (HF)

The HF is set to "1" when a carry occurred between bits 3 and 4 of the operation result during an 8bit addition, or when a borrow occurred from bit 4 into bit 3 of the result during an 8-bit subtraction; otherwise the HF is cleared to "0". This flag is useful in the decimal adjustment for BCD operations (adjustments using the [DAA r], or [DAS r] instructions). Example : BCD operation

(The A becomes 47_H after executing the following program when A = 19_H , B = 28_H) ADD A, B ; A $\leftarrow 41_H$, HF $\leftarrow 1$ DAA A ; A $\leftarrow 41_H + 06_H = 47_H$ (decimal-adjust)

(4) Jump status flag (JF)

Zero or carry information is set to the JF after operation (e.g. INC, ADD, CMP, TEST).

The JF provides the jump condition for conditional jump instructions [JRS T/F, +2+d], [JR T/F, +2+d] (T or F is a condition code). Jump is performed if the JF is "1" for a true condition (T), or the JF is "0" for a false condition (F).

The JF is set to "1" after executing the load/exchange/swap/nibble rotate/jump instruction, so that [JRS T, \$ + 2 + d] and [JR T, \$ + 2 + d] can be regarded as an unconditional jump instruction.

Example : Jump status flag and conditional jump instruction

| INC | А | (0/2) |
|-----|------------|--|
| JRS | T, SLABLE1 | ; Jump when a carry is caused by the immediately |
| : | 6 | preceding operation instruction. |
| LD | A, (HL) | |
| JRS | T, SLABLE2 | ; JF is set to "1" by the immediately preceding |
| : | | instruction, making it an unconditional jump |
| | | instruction. |

Example : The accumulator and flags will become as shown below after executing the following instructions when the WA register pair, the HL register pair, the data memory at address $00C5_H$, the carry flag and the half carry flag contents being "219AH", " $00C5_H$ ", " $D7_H$ ", "1" and "0", respectively.

| Ins | truction | Acc. after execution | Flag JF | .(| execution CF HF | | | nstruction | Acc. after execution | Flag JF | | execu CF | ution HF |
|------|----------|-------------------------|------------|----------------|--------------------|----------------|------|------------|-------------------------|------------|---|-------------|-------------|
| ADDC | A, (HL) | 72 | 7 | 0 | 1 1 | 4 | TNC | A | 9B | 0 | 0 | 1 | 0 |
| SUBB | A, (HL) | C2 | × 1 | 2 | 1 0 | $\overline{0}$ | ROLC | A | 35 | 1 | 0 | 1 | 0 |
| СМР | A, (HL) | 9A | 0 | 0 | 1 0 | \langle | RORC | А | CD | 0 | 0 | 0 | 0 |
| AND | A, (HL) | 92 | 0 | o< | 1 0 | | ADD | WA, 0F508H | 16A2 | 1 | 0 | 1 | 0 |
| LD | А, (НЬ) | D7 | 1 | 0 | 1 0 | | MUL | W, A | 13DA | 0 | 0 | 1 | 0 |
| ADD | A, 66H | 00 | 1 | $\hat{\Omega}$ | 1 1 | | SET | A.5 | ВА | 1 | 1 | 1 | 0 |

1.7 Stack and Stack Pointer

1.7.1 Stack

The stack provides the area in which the return address or status, etc. are saved before a jump is performed to the processing routine during the execution of a subroutine call instruction or the acceptance of an interrupt. On a subroutine call instruction, the contents of the PC (the return address) is saved; on an interrupt acceptance, the contents of the PC and the PSW are saved (the PSW is pushed first, followed by PC_H and PC_L). Therefore, a subroutine call occupies two bytes on the stack; an interrupt occupies three bytes.

When returning from the processing routine, executing a subroutine return instruction [RET] restores the contents to the PC from the stack; executing an interrupt return instruction [RETI] / [RETN] restores the contents to the PC and the PSW (the PC_L is popped first, followed by PC_H and PSW).

The stack can be located anywhere within the data memory space except the register bank area, therefore the stack depth is limited only by the free data memory size.

1.7.2 Stack Pointer (SP)

The stack pointer (SP) is a 16-bit register containing the address of the next free locations on the stack.

The SP is postdecremented when a subroutine call or a push instruction is executed, or when an interrupt is accepted; and the SP is preincremented when a return or a pop instruction is executed. Figure 1-8 shows the stacking order.

MSB LSB 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Stack Pointer (SP)

Figure 1-7. Stack Pointer

The SP is not initialized hardware-wise but requires initialization by an initialize routine (sets the highest stack address). [LD SP, mn], [LD SP, gg] and [LD gg, SP] are the SP access instructions (mn ; 16-bit immediate data, gg ; register pair).



1.8 System Clock Controller

The system clock controller consists of a clock generator, a timing generator, and a stand-by controller.



Figure 1-9. System Clock Controller

1.8.1 Clock Generator

The clock generator generates the basic clock which provides the system clocks supplied to the CPU core and on-chip peripheral hardware. It contains two oscillation circuits: one for the high-frequency clock and one for the low-frequency clock. Power consumption can be reduced by switching of the system clock controller to low-power operation based on the low-frequency clock.

The high-frequency (fc) and low-frequency (fs) clocks can be easily obtained by connecting a resonator between the XIN/XOUT and XTIN/XTOUT pins, respectively. Clock input from an external oscillator is also possible. In this case, external clock is applied to the XIN/XTIN pin with the XOUT/XTOUT pin not connected.



Figure 1-10. Examples of Resonator Connection

Note : Accurate Adjustment of the Oscillation Frequency: Although no hardware to externally and directly monitor the basic clock pulse is not provided, the oscillation frequency can be adjusted by providing a program to output fixed frequency pulses to the port while disabling all interrupts and monitoring this pulse. With a system requiring adjustment of the oscillation frequency, the adjusting program must be created beforehand.

Example: To output the high-frequency oscillation frequency adjusting monitor pulse to P13 (DVOa) pin.



1.8.2 Timing Generator

The timing generator generates from the basic clock the various system clocks supplied to the CPU core and peripheral hardware. The timing generator provides the following functions :

- ① Generation of main system clock
- ② Generation of divider output (DVO) pulses
- 3 Generation of source clocks for time base timer
- (4) Generation of source clocks for watchdog timer
- **⑤** Generation of internal source clocks for timer/counters TC1 TC4
- 6 Generation of internal clocks for serial interface SIO
- $\overline{\mathcal{O}}$ Generation of source clocks for VFT driver circuit
- **8** Generation of warm-up clocks for releasing STOP mode
- **(9)** Generation of a clock for releasing reset output
- (1) Configuration of Timing Generator

The timing generator consists of a 21-stage divider with a divided-by-4 prescaler, a main system clock generator, and machine cycle counters. An input clock to the 7th stage of the divider depends on the operating mode and DV7CK (bit 4 in TBTCR) shown in Figure 1-11 as follows.

During reset and upon releasing STOP mode, the divider is cleared to "0", however, the prescaler is not cleared.

- In the single-clock mode
 A divided-by-256 of high-frequency clock (fc/28) is input to the 7th stage of the divider.
- ② In the dual-clock mode

During NORMAL2 or IDLE2 mode (SYSCK = 0), an input clock to the 7th stage of the divider can be selected either "fc/28" or "fs" with DV7CK.





| | Note1 : | fc ; high-frequency clock [Hz], fs ; low-frequency clock [Hz], * ; don't care |
|--------|----------|--|
| | Note 2 : | Do not set DV7CK to "1" in the single-clock mode. |
| \sim | Note 3 : | Do not set DV7CK to "1" before low-frequency clock is stable in the dual-clock mode. |

Figure 1-12. Timing Generator Control Register

(2) Machine Cycle

Instruction execution and on-chip peripheral hardware operation are synchronized with the main system clock. The minimum instruction execution unit is called an "machine cycle". There are a total of 10 different types of instructions for the TLCS-870 Series: ranging from 1-cycle instructions which require one machine cycle for execution to 10-cycle instructions which require 10 machine cycles for execution.

A machine cycle consists of 4 states (S0 - S3), and each state consists of one main system clock.





1.8.3 Stand-by Controller

The stand-by controller starts and stops the oscillation circuits for the high-frequency and low-frequency clocks, and switches the main system clock. There are two operating modes: single-clock and dual-clock. These modes are controlled by the system control registers (SYSCR1, SYSCR2).

Figure 1-14 shows the operating mode transition diagram and Figure 1-15 shows the system control registers. Either the single-clock or the dual-clock mode can be selected by an option during reset.

(1) Single-clock mode

Only the oscillation circuit for the high-frequency clock is used, and P21 (XTIN) and P22 (XTOUT) pins are used as input/output ports. In the single-clock mode, the machine cycle time is 4/fc [s] (0.5 μ s at fc = 8 MHz).

① NORMAL1 mode

In this mode, both the CPU core and on-chip peripherals operate using the high-frequency clock. In the case where the single-clock mode has been selected as an option, the 87C814/H14/K14/M14 are placed in this mode after reset.

② IDLE1 mode

In this mode, the internal oscillation circuit remains active. The CPU and the watchdog timer are halted; however, on-chip peripherals remain active (operate using the high-frequency clock). IDLE1 mode is started by setting IDLE bit in the system control register 2 (SYSCR2), and IDLE1 mode is released to NORMAL1 mode by an interrupt request from the on-chip peripherals or external interrupt inputs. When IMF (interrupt master enable flag) is "1" (interrupt enable), the execution will resume upon acceptance of the interrupt, and the operation will return to normal after the interrupt service is completed. When IMF is "0" (interrupt disable), the execution will resume with the instruction which follows IDLE mode start instruction.

③ STOP1 mode

In this mode, the internal oscillation circuit is turned off, causing all system operations to be halted. The internal status immediately prior to the halt is held with the lowest power consumption during this mode. The output status of all output ports can be set to either output hold or high-impedance under software control.

STOP1 mode is started by setting STOP bit in the system control register 1 (SYSCR1), and STOP1 mode is released by an input (either level-sensitive or edge-sensitive can be programmably selected) to the STOP pin. After the warming-up period is completed, the execution resumes with the next instruction which follows the STOP mode start instruction.

(2) Dual-clock mode

Both the high-frequency and low-frequency oscillation circuits are used in this mode. P21 (XTIN) and P22 (XTOUT) pins cannot be used as input/output ports. The main system clock is obtained from the high-frequency clock in NORMAL2 and IDLE2 modes, and is obtained from the low-frequency clock in SLOW and SLEEP modes. The machine cycle time is 4/fc [s] (0.5 μ s at fc = 8 MHz) in NORMAL2 and IDLE2 modes, and 4/fs [s] (122 μ s at fs = 32.768 kHz) in SLOW and SLEEP modes. Note that *the* 87PM14 is placed in the single-clock mode during reset. To use the dual-clock mode, the low-frequency oscillator should be turned on by executing [SET (SYSCR2), XTEN] instruction.

① NORMAL2 mode

In this mode, the CPU core is operated using the high-frequency clock. The on-chip peripherals are operated on the high-frequency clock and/or low-frequency clock. In case that the dual-clock mode has been selected as an option, the 87C814/H14/K14/M14 are placed in this mode after reset.

② SLOW mode

This mode can be used to reduce power-consumption by turning off oscillation of the highfrequency clock. The CPU core and on-chip peripherals are operated using the lowfrequency clock.

Switching back and forth between NORMAL2 and SLOW modes is performed by the system control register 2.

③ IDLE2 mode

In this mode, the internal oscillation circuits remain active. The CPU and the watchdog timer are halted; however, on-chip peripherals operate using the high-frequency clock and/or the low-frequency clock. Starting and releasing of IDLE2 mode are the same as for IDLE1 mode, except that operation returns to NORMAL2 mode.

④ SLEEP mode

In this mode, the internal oscillation circuit of the low-frequency clock remains active. The CPU, the watchdog timer, and the internal oscillation circuit of the high-frequency clock are halted; however, on-chip peripherals operate using the low-frequency clock. Starting and releasing of SLEEP mode is the same as for IDLE1 mode, except that operation returns to SLOW mode.

⑤ STOP2 mode

As in STOP1 mode, all system operations are halted in this mode.



Figure 1-14. Operating Mode Transition Diagram

| System Co | ontrol Re | egister ' | 1 | | | | |
|-----------------------------------|----------------------|------------|---|---|--|-------|--|
| SYSCR1 | 7 | <u>6 5</u> | 4 3 2 | 1 0 | $\langle \rangle$ | | |
| (0038 _H) | STOP RI | ELM RETI | | (Initial value: | 0000 00**) | | |
| | STOP | STOP | mode start | 0 : CPU core and peripherals r 1 : CPU core and peripherals a (start STOP mode) | | | |
| | RELM | | se method OP mode | 0 : Edge-sensitive release 1 : Level-sensitive release | | | |
| | RETM | | ating mode STOP mode | 0 : Return to NORMAL mode 1 : Return to SLOW mode | 5 | R/W | |
| | OUTEN | | output control g STOP mode | 0 : High-impedance 1 : Remain unchanged | | | |
| | WUT | | ning-up time at sing STOP mode | | 2 ¹³ / fs [5] 2 ¹³ / fs | | |
| | Note 1 : | Alway | rs set RETM to <i>"</i> 0" when t | ransiting from NORMAL1 mode to | o STOP1 mode and from Normal | 2 | |
| | Note 2 : | Alway | | ransiting from SLOW mode to STO ith RESET pin input, a return is ma | | sof | |
| | | | TM contents. | | 7/5 | | |
| | Note 3 : | fc; fs; | | [Hz] | \bigcirc | | |
| | | * : | don't care | | | | |
| | Note 4 : | ' | | in as undefined data when a read | instruction is executed. | | |
| | Note 5 : | | | by specifying OUTEN = "0", the i | nternal input is fixed to "0" and | the | |
| | | intern | upt of the falling edge ma | ay be set. | | | |
| System Co | ontrol Re | egister 2 | $2 \qquad ((\leq))$ | | | | |
| SYSCR2 | 7 | 6 5 | 4 3 2 | 1 0 | | | |
| (0039 _H) | | TEN SYS | | | 10/100 ****) | | |
| | | High | -frequency oscillator | 0 : Turn off oscillation | | | |
| | XEN | contr | | 1 : Turn on oscillation | | | |
| | VTEN | Low- | frequency oscillator | 0 : Turn off oscillation | | 1 | |
| | XTEN | contr | | 1 : Turn on oscillation | | | |
| | SYSCK | (writ | system clock select e)/main system clock tor (read) | 0 : High-frequency clock 1 ·: Low-frequency clock | | - R/W | |
| \langle | IDLE | IDLE | mode start | 0 :CPU and watchdog timer re 1 :CPU and watchdog timer a | | | |
| | Note 1 : | | | tput goes low) if both XEN and X | | | |
| $\langle \langle \langle \rangle$ | Note 2 : | | | SYSCK = 0, and do not clear XTEN | to "0" when SYSCK = 1. | | |
| | Note 3 : | | watchdog timer, * ; don' | | tion is avaguted | | |
| | Note 4 : Note 5 : | | | ead in as "1" when a read instruc selected for XTEN. Always specif | | 7 | |
| | Note 5 . | sampl | | selected for xrent fundys speen | y when ordering 20 (engineering | 9 | |
| | Note 6 : | The in | struction for specifying N | lasking Option (Operating Mode) Notice for Masking Option of TLCS | | | |
| | | XTEN | operating mode after re | eset | | | |
| | | | | | 1 | | |

Figure 1-15. System Control Registers

1.8.4 Operating Mode Control

(1) **STOP** mode (STOP1, STOP2)

STOP mode is controlled by the system control register 1 (SYSCR1) and the STOP pin input. The STOP pin is also used both as a port P20 and an INT5 (external interrupt input 5) pin. STOP mode is started by setting STOP (bit 7 in SYSCR1) to "1". During STOP mode, the following status is maintained.

- ① Oscillations are turned off, and all internal operations are halted.
- ⁽²⁾ The data memory, registers (except for DBR) and port output latches are all held in the status in effect before STOP mode was entered. The port output can be select either output hold or high-impedance by setting OUTEN (bit 4 in SYSCR1).
- ③ The divider of the timing generator is cleared to "0".
- The program counter holds the address of the instruction following the instruction which started STOP mode.

STOP mode includes a level-sensitive release mode and an edge-sensitive release mode, either of which can be selected with RELM (bit 6 in SYSCR1).

a. Level-sensitive release mode (RELM = 1)

In this mode, STOP mode is released by setting the $\overline{\text{STOP}}$ pin high. This mode is used for capacitor back-up when the main power supply is cut off and for long term battery back-up.

When the STOP pin input is high, executing an instruction which starts the STOP mode will not place in the STOP mode but instead will immediately start the release sequence (warm-up). Thus, to start the STOP mode in the level-sensitive release mode, it is necessary for the program to first confirm that the STOP pin input is low. The following two methods can be used for confirmation:

• Using an external interrupt input INT5 (INT5 is a falling edge-sensitive input).





Figure 1-16. Level-sensitive Release Mode

Note : When changing to the level-sensitive release mode from the edge-sensitive release mode, the release mode is not switched until a rising edge of the STOP pin input is detected.

b. Edge-sensitive release mode (RELM = 0)

In this mode, STOP mode is released by a rising edge of the STOP pin input. This is used in applications where a relatively short program is executed repeatedly at periodic intervals. This periodic signal (for example, a clock from a low-power consumption oscillator) is input to the STOP pin.

In the edge-sensitive release mode, STOP mode is started even when the STOP pin input is high.





Figure 1-17. Edge-sensitive Release Mode

STOP mode is released by the following sequence:

- In the dual-clock mode. When returning to NORMAL2, both the high-frequency and low-frequency clock oscillators are turned on ; when returning to SLOW mode, only the low-frequency clock oscillator is turned on. When returning to Normal 1, only the high-frequency clock oscillator is turned on.
- ② A warming-up period is inserted to allow oscillation time to stabilize. During warm-up, all internal operations remain halted. Two different warming-up times can be selected with WUT (bits 2 and 3 in SYSCR1) as determined by the resonator characteristics.
- ③ When the warming-up time has elapsed, normal operation resumes with the instruction following the STOP mode start instruction (e.g. [SET (SYSCR1). 7]). The start is made after the divider of the timing generator is cleared to "0".

| | | rabie . | ···aining ap init | Example | | | |
|-----------|----------------------------|----------------------|---------------------|------------------------------|--------------------|--|--|
| | Retu | rn to NORMAL1 mode | Return to SLOW mode | | | | |
| \langle | WUT. | At fc = 4.194304 MHz | At fc=8MHz | WUT | At fs = 32.768 kHz | | |
| | 3×2^{19} / fc [s] | 375 [ms] | 196.6 [ms] | 3 × 2 ¹³ / fs [s] | 750 [ms] | | |
| | 2 ¹⁹ / fc | 125 | 65.5 | 2 ¹³ / fs | 250 | | |

Table 1-1. Warming-up Time Example

Note : The warming-up time is obtained by dividing the basic clock by the divider: therefore, the warming-up time may include a certain amount of error if there is any fluctuation of the oscillation frequency when STOP mode is released. Thus, the warming-up time must be considered an approximate value.

STOP mode can also be released by setting the RESET pin low, which immediately performs the normal reset operation.

In this case, even if the setting is to return to the SLOW mode, it starts from the NORMAL2 mode. (In case of 87PM14, starts from NORMAL1 mode after reset release)



TOSHIBA

Note : When STOP mode is released with a low hold voltage, the following cautions must be observed.

The power supply voltage must be at the operating voltage level before releasing the STOP mode. The RESET pin input must also be high, rising together with the power supply voltage. In this case, if an external time constant circuit has been connected, the RESET pin input voltage will increase at a slower rate than the power supply voltage. At this time, there is a danger that a reset may occur if input voltage level of the RESET pin drops below the non-inverting high-level input voltage (hysteresis input).

(2) **IDLE** mode (IDLE1, IDLE2, SLEEP)

IDLE mode is controlled by the system control register 2 and maskable interrupts. The following status is maintained during IDLE mode.

- Operation of the CPU and watchdog timer is halted. The on-chip peripherals continue to operate.
- ② The data memory, CPU registers and port output latches are all held in the status in effect before IDLE mode was entered.
- ③ The program counter holds the address of the instruction following the instruction which started IDLE mode.

Example : Starting IDLE mode. SET (SYSCR2) . 4 IDLE -1

IDLE mode includes a normal release mode and an interrupt release mode. Selection is made with the interrupt master enable flag (IMF). Releasing the IDLE mode returns from IDLE1 to NORMAL1, from IDLE2 to NORMAL2, and from SLEEP to SLOW mode.

a. Normal release mode (IMF = "0")

IDLE mode is released by any interrupt source enabled by the individual interrupt enable flag (EF) or an external interrupt 0 (INTO pin) request. Execution resumes with the instruction following the IDLE mode start instruction (e.g. [SET (SYSCR2).4]). The interrupt latch (IL) of the interrupt source used for releasing the IDLE mode must be cleared to "0" by load instruction.

Starting IDLE mode by instruction CPU, WDT are halted Yes Reset **Reset** input No (high) No Interrupt request Normal release mode Yes 'No⁄ IMF = 1Yes (Interrupt release mode) Interrupt processing Execution of the instruction which follows the IDLE mode start instruction $\overline{}$



b. Interrupt release mode (IMF = "1")

IDLE mode is released and interrupt processing is started by any interrupt source enabled with the individual interrupt enable flag (EF) or an external interrupt 0 (INTO pin) request. After the interrupt is processed, the execution resumes from the instruction following the instruction which started IDLE mode.

IDLE mode can also be released by setting the RESET pin low, which immediately performs the reset operation. After reset, the 87C814/H14/K14/M14 are placed in NORMAL mode. (The 87PM14 is placed in NORMAL1 mode after reset release)

Note : When a watchdog timer interrupt is generated immediately before IDLE mode is started, the watchdog timer interrupt will be processed but IDLE mode will not be started.



TOSHIBA

(3) SLOW mode

SLOW mode is controlled by the system control register 2 and the timer/counter 2.

a. Switching from NORMAL2 mode to SLOW mode

First, set SYSCK (bit 5 in SYSCR2) to switch the main system clock to the low-frequency clock. Next, clear XEN (bit 7 in SYSCR2) to turn off high-frequency oscillation

When the low-frequency clock oscillation is unstable, wait until oscillation stabilizes before performing the above operations. The timer/counter 2 (TC2) can conveniently be used to confirm that low-frequency clock oscillation has stabilized.

Note : The high frequency clock can be continued oscillation in order to return to NORMAL2 mode from SLOW mode quickly. Always turn off oscillation of high frequency clock when switching from SLOW mode to STOP mode.

Example1 : Switching from NORMAL2 mode to SLOW mode.

| | SET | (SYSCR2) . 5 | ; SYSCK←1 | (Switches the main system clock to the low-frequency clock) |
|------------------------|------------------|------------------------------|--------------------------|---|
| | CLR | (SYSCR2) . 7 | ; XEN←0 | (turns off high-frequency oscillation) |
| Example2 : Switchir | ng to SLOW | mode after low-fr | equency cloc | k oscillation has stabilized. |
| | LD | (TC2CR), 14H | ; Sets TC2 mo | de (S) |
| | | | (timer mod | e, source clock : fs) |
| | LDW | (TREG2), 8000H | ; Sets warmir | |
| | | | | o Xtal characteristics) |
| | SET | (EIRH). EF14 | ; Énable INTT | ·C2 |
| | LD | (TC2CR), 34H | ; Starts TC2 |)) |
| DINTTO | : | | the state TCO | |
| PINTTC2 : | LD SET | (TC2CR), 10H (SYSCR2) . 5 | ; Stops TC2 ; SYSCK←1 | |
| | CLR | (SYSCR2). 7 | ; XEN←0 | |
| | RETH | | ALINE O | |
| \frown | (//) | | \rightarrow | |
| VINTTC2 : | DW | PINTTC2 | ; INTTC2 vect | or table |
| | | $\langle \rangle \rangle$ |) | |
| | | | | |
| | | | | |
| \sim | | | | |
| | / | \rightarrow | | |
| | A | (| | |
| $\langle (()) \rangle$ | | | | |
| | $>$ (\bigcirc | | | |
| | \sim |) | | |
| | \sim | r | | |
| | | | | |

b. Switching from SLOW mode to NORMAL2 mode

First, set XEN (bit 7 in SYSCR2) to turn on the high-frequency oscillation. When time for stabilization (warm-up) has been taken by the timer/counter 2 (TC2), clear SYSCK (bit 5 in SYSCR2) to switch the main system clock to the high-frequency clock.

- Note1: After the SYSCK is cleared to "0", the CPU core operate using low frequency clock when the main system clock is switching from low frequency clock to high frequency clock.
- Note2: SLOW mode can also be released by setting the RESET pin low, which immediately performs the reset operation. After reset, the 87C814/H14/K14/M14/PM14 are placed in NORMAL mode. (The PM14 is placed in NORMAL1 mode)
- Example : Switching from SLOW mode to NORMAL2 mode (fc = 8 MHz, warming-up time is about 7.9 ms).

| | SET LD LD LD | (SYSCR2) . 7 (TC2CR), 10H (TREG2 + 1), 0F8H (TC2CR), 30H | ; XEN←1 (turns on high-frequency oscillation) ; Sets TC2 mode (timer mode, source clock: fc) ; Sets the warming-up time (according to frequency and resonator characteristics) ; Starts TC2 |
|-----------|-----------------------|---|--|
| PINTTC2 : | : LD | (TC2CR), 10H | ; Stops-TC2 |
| | CLR | (SYSCR2) . 5 | ; SYSCK \leftarrow 0 (Switches the main system clock to the |
| | RETI : | \bigcirc | high-frequency clcok) |
| VINTTC2 : | DW | PINTTC2 | ; INTTC2 vector table |
| | | | |



1.9 Interrupt Controller

The 87C814/H14/K14/M14 each have a total of 13 interrupt sources: 5 externals and 8 internals. Nested interrupt control with priorities is also possible. Two of the internal sources are pseudo non-maskable interrupts; the remainder are all maskable interrupts.

Interrupt latches (IL) that hold the interrupt requests are provided for interrupt sources. Each interrupt vector is independent.

The interrupt latch is set to "1" when an interrupt request is generated and requests the CPU to accept the interrupt. The acceptance of maskable interrupts can be selectively enabled and disabled by the program using the interrupt master enable flag (IMF) and the individual interrupt enable flags (EF). When two or more interrupts are generated simultaneously, the interrupt is accepted in the highest priority order as determined by the hardware. Figure 1-22 shows the interrupt controller.

| Interrupt Source | | Enable Condition | Interrupt Latch | Vector Table Address | Priority |
|-----------------------|--------------------------------------|---|--------------------|-------------------------|----------|
| Internal/ External | (Reset) | Non-Maskable | 4 | FFFEH | High 0 |
| Internal | INTSW (Software interrupt) | Pseudo | -(| FFFCH | 1 |
| Internal | INTWDT (Watchdog Timer interrupt) | non-maskable | IL2 | FFFA _H | 2 |
| External | INT0 (External interrupt 0) | IMF = 1, INT0EN = 1 | L3 | FFF8 _H | 3 |
| Internal | INTTC1 (16-bit TC1 interrupt) | $IMF \cdot EF_4 = 1$ | | FFF6 _H | 4 |
| External | INT1 (External interrupt 2) | $IMF \cdot EF_5 = 1$ | L5 | FFF4 _H | 5 |
| Internal | INTTBT (Time Base Timer interrupt) | $IMF \cdot EF_6 = 1$ | IL ₆ | FFF2 _H | 6 |
| External | INT2 (External interrupt 2) | $IMF \cdot EF_7 = 1$ | // IL ₇ | FFF0 _H | 7 |
| Internal | INTTC3 (8-bit TC3 interrupt) | $IMF \cdot EF_8 = 1$ | IL ₈ | FFEE _H | 8 |
| Internal | INTSIO (Serial Interface1 interrupt) | $IMF \cdot EF_9 = 1$ | IL ₉ | FFEC _H | 9 |
| Internal | INTTC4 (8-bit TC4 interrupt) | $IMF \cdot EF_{10} = 1$ | IL ₁₀ | FFEA _H | 10 |
| External | INT3 (External interrupt 3) | $IMF \cdot EF_{41} = 1$ | IL ₁₁ | FFE8 _H | 11 |
| | reserved | $IMF \cdot EF_{12} = 1$ | IL ₁₂ | FFE6 _H | 12 |
| reserved | | IMF-EF ₁₃ = 1 | IL ₁₃ | FFE4 _H | 13 |
| Internal | INTTC2 (16-bit TC2 interrupt) | $IMF \cdot EF_{14} = 1$ | IL ₁₄ | FFE2 _H | 14 |
| External | INT5 (External interrupt 5) | $\overline{IMF} \cdot \overline{EF_{15}} = 1$ | IL ₁₅ | FFE0 _H | Low 15 |

| Table 1-2. | Interrupt Sources |
|------------|-------------------|
| TODIC I E. | meenapeoodlees |

(1) Interrupt Latches (IL 15~2)

Interrupt latches are provided for each source, except for a software interrupt. The latch is set to "1" when an interrupt request is generated, and requests the CPU to accept the interrupt. The latch is cleared to "0" just after the interrupt is accepted. All interrupt latches are initialized to "0" during reset.

Interrupt latches are assigned to addresses $003C_H$ and $003D_H$ in the SFR. Each latch can be cleared to "0" individually by an instruction; however, the read-modify-write instruction such as bit manipulation or operation instructions cannot be used (Do not clear the IL₂ for a watchdog timer intlerrupt to "0"). Thus, interrupt requests can be canceled and initialized by the program. Note that interrupt latches cannot be set to "1" by any instruction.

The contents of interrupt latches can be read out by an instruction. Therefore, testing interrupt requests by software is possible.

Example 1 : Clears interrupt latches

 LDW
 (IL), 1011100000111111B
 ; IL₁₄, IL₁₀~IL₆←0

 Example 2 : Reads interrupt latches
 ; W←IL_H, A←IL_L


Example 3: Tests an interrupt latch

TEST (IL).7 JR F, SSET

; if IL₇ = 1 then jump

(2) Interrupt Enable Register (EIR)

The interrupt enable register (EIR) enables and disables the acceptance of interrupts, except for the pseudo non-maskable interrupts (software and watchdog timer interrupts). Pseudo non-maskable interrupts are accepted regardless of the contents of the EIR, however, the pseudo non-maskable interrupts cannot be nested more than once at the same time. For example, the watchdog timer interrupt is not accepted during the software interrupt service.

The EIR consists of an interrupt master enable flag (IMF) and the individual interrupt enable flags (EF). This register is assigned to addresses $003A_{\rm H}$ and $003B_{\rm H}$ in the SFR, and can be read and written by an instruction (including read-modify-write instructions such as bit manipulation instructions).

1 Interrupt Master enable Flag (IMF)

The interrupt master enable flag (IMF) enables and disables the acceptance of all interrupts, except for pseudo non-maskable interrupts. Clearing this flag to "0" disables the acceptance of all maskable interrupts. Setting to "1" enables the acceptance of interrupts.

When an interrupt is accepted, this flag is cleared to "0" to temporarily disable the acceptance of maskable interrupts. After execution of the interrupt service program, this flag is set to "1" by the maskable interrupt return instruction [RETI] to again enable the acceptance of interrupts. If an interrupt request has already been occurred, interrupt service starts immediately after execution of the [RETI] instruction.

Pseudo non-maskable interrupts are returned by the [RETN] instruction. In this case, the IMF is set to "1" only when pseudo non-maskable interrupt service is started with interrupt acceptance enabled (IMF = 1). Note that the IMF remains "0" when cleared in the interrupt service program.

The IMF is assigned to bit 0 at address 003A_H in the SFR, and can be read and written by an instruction. The IMF is normally set and cleared by the [EI] and [DI] instructions, and the IMF is initialized to "0" during reset.

Note : Do not set IMF to "1" during non-maskable interrupt service programs.

② Individual interrupt Enable Flags (EF15~EF4)

These flags enable and disable the acceptance of individual maskable interrupts, except for an external interrupt 0. Setting the corresponding bit of an individual interrupt enable flag to "1" enables acceptance of an interrupt, setting the bit to "0" disables acceptance.

Example 1 : Sets EF for individual interrupt enable, and sets IMF to "1".

LDW (EIR), 1100100010100001B ; EF₁₅, EF₁₄, EF₁₁, EF₇, EF₅, IMF←1 Example 2 : Sets an individual interrupt enable flag to "1". SET\







Figure 1-23. Interrupt Latch (IL) and Interrupt Enable Register (EIR)

1.9.1 Interrupt Sequence

An interrupt request is held until the interrupt is accepted or the interrupt latch is cleared to "0" by a reset or an instruction. Interrupt acceptance sequence requires 8 machine cycles (4 μ s at fc = 8 MHz in the NORMAL mode) after the completion of the current instruction execution. The interrupt service task terminates upon execution of an interrupt return instruction [RETI] (for maskable interrupts) or [RETN] (for pseudo non-maskable interrupts).

(1) Interrupt acceptance processing

- ① The interrupt master enable flag (IMF) is cleared to "0" to temporarily disable the acceptance of any following maskable interrupts. When a non-maskable interrupt is accepted, the acceptance of any following interrupts is temporarily disabled.
- ② The interrupt latch (IL) for the interrupt source accepted is cleared to "0".
- ③ The contents of the program counter (return address) and the program status word are saved (pushed) on the stack. The stack pointer (SP) is three decrements.
- The entry address of the interrupt service program is read from the vector table, and the entry address is loaded to the program counter.



⑤ The instruction stored at the entry address of the interrupt service program is executed.

Figure 1-24. Timing Chart of Interrupt Acceptance and Interrupt Return Instruction

Example : Correspondence between vector table address for INTTBT and the entry address of the interrupt service program.



A maskable interrupt is not accepted until the IMF is set to "1" even if a maskable interrupt of higher priority than that of the current interrupt being serviced.

When nested interrupt service is necessary, the IMF is set to "1" in the interrupt service program. In this case, acceptable interrupt sources are selectively enabled by the individual interrupt enable flags. However, an acceptance of external interrupt 0 cannot be disabled by the EF; therefore, if disablement is necessary, either the external interrupt function of the INT0 pin must be disabled with the INT0EN in the external interrupt control register (EINTCR) (When INT0EN = 0, the interrupt latch IL3 is not set, therefore, the falling edge of the INT0 pin input cannot be detected.) or interrupt processing must be avoided by the program.



(2) General - purpose register save/restore processing

During interrupt acceptance processing, the program counter and the program status word are automatically saved on the stack, but not the accumulator and other registers. These registers are saved by the program if necessary. Also, when nesting multiple interrupt services, it is necessary to avoid using the same data memory area for saving registers.

The following method is used to save/restore the general-purpose registers:

① General-purpose register save/restore by register bank changeover:

The general-purpose registers can be saved at high-speed by switching to a register bank that is not in use. Normally, bank 0 is used for the main task and banks 1 to 15 are assigned to interrupt service tasks. To increase the efficiency of data memory utilization, the same bank is assigned for interrupt sources which are not nested.

The switched bank is automatically restored by executing an interrupt return instruction [RETI] or [RETN]. Therefore, it is not necessary for a program to save the RBS.



Figure 1-25. Saving/Restoring General-purpose Registers

 ② General-purpose register save/restore using push and pop instructions: To save only a specific register, and when the same interrupt source occurs more than once, the general-purpose registers can be saved/restored using push/pop instructions.



Example : Register save using push and pop instructions

The interrupt return instructions [RETI] / [RETN] perform the following operations.

| | [RETI] Maskable interrupt return | [RETN] Non-maskable interrupt return |
|---|--|--|
| 1 | The contents of the program counter and the program status word are restored from the stack. | The contents of the program counter an program status word are restored from the stack. |
| 2 | The stack pointer is incremented 3 times. | C The stack pointer is incremented 3 times. |
| 3 | The interrupt master enable flag is set to "1". | ③ The interrupt master enable flag is set to "1 only when a non-maskable interrupt accepted in interrupt enable status. Howeve the interrupt master enable flag remains at "0 when so clear by an interrupt service program. |

Interrupt requests are sampled during the final cycle of the instruction being executed. Thus, the next interrupt can be accepted immediately after the interrupt return instruction is executed.

Note : When the interrupt processing time is longer than the interrupt request generation time, the interrupt service task is performed but not the main task.

1.9.2 External Interrupts

The 87C814/H14/K14/M14 each have five external interrupt inputs (INTO, INT1, INT2, INT3, and INT5). Three of these are equipped with digital noise rejection circuits (pulse inputs of less than a certain time are eliminated as noise). Edge selection is also possible with INT1, INT2 and INT3.

The INTO/P10 pin can be configured as either an external interrupt input pin or an input/output port, and is configured as an input port during reset.

Edge selection, noise rejection control and $\overline{INTO}/P10$ pin function selection are performed by the external interrupt control register (EINTCR). When INT0EN = 0, the IL₃ will not be set even if the falling edge of \overline{INTO} pin input is detected.

| Source | Pin | Secondary function pin | Enable conditions | Edge | Digital noise rejection |
|--------|-------------|---------------------------|---------------------------|-----------------------------------|--|
| INT0 | INTO | P10 | IMF = 1, INTOEN = 1 | falling edge | — (hysteresis input) |
| INT1 | INT1 | P11 | IMF · EF ₅ = 1 | falling edge or rising edge | Pulses of less than 15/fc or 63/fc [s] are eliminated as noise. Pulses of 48/fc or 192/fc [s] or more are considered to be signals. |
| INT2 | INT2 | P12/TC1 | $IMF \cdot EF_7 = 1$ | | Pulses of less than 7/fc [s] are eliminated as noise. Pulses of 24/fc |
| INT3 | INT3 | P86/S14 | $IMF \cdot EF_{11} = 1$ | | s or more are considered to be signals. |
| INT5 | INT5 | P20/STOP | $IMF \cdot EF_{15} = 1$ | falling edge | — (hysteresis input) |

| Table | 1-3. | External | Interrupts |
|-------|------|----------|------------|
| TUDIC | | EXICILIA | meenapts |

Note 1: The noise rejection function is turned off in SLOW and SLEEP modes. Also, the noise reject times are not constant for pulses input while transiting between operating modes (NORMAL2↔SLOW)

Note 2: The noise rejection function is also affected for timer/counter input (TC1 and TC4 pins).

Note 3: The pulse width (both "H" and "L" level) for input to the INTO and INT5 pins must be over 1 machine cycle.

| INTO / INT5 input | t _{INTL} , t _{INTH} > tcyc (Note : tcyc = 4/fm [s]) | |
|-------------------|---|--|
| | | |

Note 4: If a noiseless signal is input to the external interrupt pin in the NORMAL 1/2 or IDLE 1/2 mode, the maximum time from the edge of input signal until the IL is set is as follows :

① INT1 pin 49/fc [s] (INT1NC = 1), 193/fc [s] (INT1NC = 0)

② INT2, INT3 pins 25/fc [s]

Note 5: When high-impedance is specified for port output in stop mode, port input is forcibly fixed to low level internally. Thus, interrupt latches of external interrupt inputs except INT5 (P20/STOP) which are also used as ports may be set to "1". To specify high-impedance for port output in stop mode, first disable interrupt service (IMF = 0), activate stop mode. After releasing stop mode, clear interrupt latches using load instruction, then, enable interrupt service.

Example : Activating stop mode:

| ampre | . / teavalang stop mode. | | |
|-----------|--------------------------|---|---|
| LD | (SYSCR1), 01000000B | ; | OUTEN←0 (specifies high-impedance) |
| DI | | ; | IMF←0 (disables interrupt service) |
| SET | (SYSCR1). STOP | ; | STOP←1 (activates stop mode) |
| LDW | (IL), 11110111010101111B | ; | IL11,7,5,3←0 (clears interrupt latches) |
| EI | | ; | IMF←1 (enables interrupt service) |
| | | | |

| EINTCR (0037 _H) | 76 INT1 INTC NC EN | 54 3 2 (TC4ES) INT3 INT2 ES ES | 1 INT1 ES (Initial value : 00*0 000*) | | | | | |
|---------------------------------------|--|--|--|-------|--|--|--|--|
| | INT1NC | Noise reject time select | 0 : Pulses of less than 63/fc [s] are eliminated as noise 1 : Pulses of less than 15/fc [s] are eliminated as noise | | | | | |
| | INTOEN | P10/INT0 pin configuration | 0 : P10 input/output port 1 : INTO pin (Port P10 should be set to an input mode) | R/W | | | | |
| | INT3 ES INT2 ES INT1 ES | INT3 to INT1 edge select | 0 : Rising edge 1 : Falling edge | | | | | |
| | Note 1 : | fc ; High-frequency clock [| 'Hz] * ; don't care | | | | | |
| | Note 2 : | Edge detection during switchi | ng edge selection is invalid. | | | | | |
| | Note 3 : | Change EINTCR only when IMP | Change EINTCR only when IMF = 0. After changing EINTCR, interrupt latches of external interrupt | | | | | |
| | | - | inputs must be cleared to "0" using load instruction. | | | | | |
| | Note 4 : | In order to change of external interrupt input by rewriting the contents of INT2ES, INT3ES during | | | | | | |
| | | NORMAL1/2 mode, clear interrupt latches of external interrupt inputs (INT2, INT3) after 8 machine | | | | | | |
| | | cycles from the time of rewriting. During SLOW mode, 3 machine cycles are required. | | | | | | |
| | Note 5 : In order to change an edge of timer counter input by rewriting the contents of INT2ES, NORMAL1/2 mode, rewrite the contents after timer counter is stopped (TC*s \neq 0), that | | | | | | | |
| | | | | | | | | |
| | | disable state. Then, clear interrupt laches of external interrupt inputs (INT2, INT3) after 8 machine cycles from the time of rewriting to change to interrupt enable state. Finally, state timer counter. | | | | | | |
| | | During SLOW mode, 3 machine cycles are required. | | | | | | |
| | Example : | - | edge in external trigger timer mode from rising edge to falling e | edae. | | | | |
| | | LD (TC1CR),01 | | | | | | |
| | | DI | ; IMF \leftarrow 0 (disable interrupt service) | | | | | |
| | | LD (EINTCR),0 | 0000100B ; INT2ES ← 1 (change edge selection) | | | | | |
| | | ↑ NOP | | | | | | |
| | | 8 machine | | | | | | |
| | | cycles NOP | | | | | | |
| | | LD (HLL),01111 | | | | | | |
| | | | $IMF \leftarrow 1 \text{ (enable interrupt service)}$ | | | | | |
| | Note C . | LD (TC1CR),01 | | | | | | |
| | Note 6 : | | T1ES during NORMAL1/2 mode, interrupt latch of external interru er 14 machine cycles (when INT1NC = 1) or 50 machine cycles (wh | | | | | |
| | | | hanging. During SLOW mode, 3 machine cycles are required. | en | | | | |
| | | | nanging. Banng seow mode, s machine cycles are required. | | | | | |

Figure 1-26. External Interrupt Control Register

1.9.3 Software Interrupt (INTSW) Executing the [SWI] instruction generates a software interrupt and immediately starts interrupt processing (INTSW is highest prioritized interrupt). However, if processing of a non-maskable interrupt is already underway, executing the SWN instruction will not generate a software interrupt but will result in the same operation as the [NOP] instruction. Thus, the [SWI] instruction behaves like the [NOP] instruction.

Note : Software interrupt generates during non-maskable interrupt processing to use SWI instruction for software break in a development tool.

Use the [SWI] instruction only for detection of the address error or for debugging.

① Address Error Detection

 FF_H is read if for some cause such as noise the CPU attempts to fetch an instruction from a non-existent memory address. Code FF_H is the SWI instruction, so a software interrupt is generated and an address error is detected. The address error detection range can be further expanded by writing FF_H to unused areas of the program memory. the address trap reset is generated in case that an instruction is fetched from RAM or SFR areas.

Note:The fetch data from addresses 7F80_H to 7FFF_H (test ROM area) for 87C814/H14/K14/M14 is not "FF_H".

2 Debugging

Debugging efficiency can be increased by placing the SWI instruction at the software break point setting address.

1.10 Watchdog Timer (WDT)

The watchdog timer rapidly detects the CPU malfunction such as endless looping caused by noise or the like, and resumes the CPU to the normal state.

The watchdog timer signal for detecting malfunction can be selected either as a reset output or a nonmaskable interrupt request. However, selection is possible only once after reset. At first, the reset output is selected.

When the watchdog timer is not being used for malfunction detection, it can be used as a timer to generate an interrupt at fixed intervals.



1.10.1 Watchdog Timer Configuration

Figure 1-27. Watchdog Timer Configuration

1.10.2 Watchdog Timer Control

Figure 1-28 shows the watchdog timer control registers (WDTCR1, WDTCR2). The watchdog timer is automatically enabled after reset.

(1) Malfunction detection methods using the watchdog timer

The CPU malfunction is detected as follows:

- $\oplus \$ Setting the detection time, selecting output, and clearing the binary counter.
- ② Repeatedly clearing the binary counter within the setting detection time.

If a CPU malfunction occurs for any cause, the watchdog timer output will become active on the rise of an overflow from the binary counters unless the binary counters are cleared. At this time, when WDTOUT = 1 a reset is generated, which drives the RESET pin low to reset the internal hardware and the external circuits. When WDTOUT = 0, a watchdog timer interrupt (INTWDT) is generated. The watchdog timer temporarily stops counting in STOP mode (including warm-up) or IDLE mode, and automatically restarts (continues counting) when STOP/IDLE mode is released.





Figure 1-28. Watchdog Timer Control Registers

| | Operating mode | Detect | ion time | |
|--|--|--|--|---------------------------------|
| NORMAL1 | NORMAL2 | SLOW | At fc = 8 MHz | At fs = 32.768 kHz |
| 2 ²⁵ / fc [s] 2 ²³ / fc 2 ²¹ / fc 2 ¹⁹ / fc | 2 ²⁵ /fc, 2 ¹⁷ /fs 2 ²³ /fc, 2 ¹⁵ /fs 2 ²¹ /fc, 2 ¹³ /fs 2 ¹⁹ /fc, 2 ¹¹ /fs | 2 ¹⁷ / fs 2 ¹⁵ / fs | 4.194 s 1.048 ms 262.1 ms 65.5 ms | 4 s 1 s 250 ms 62,5 ms |

Table 1-4. Watchdog Timer Detection Time

(2) Watchdog Timer Enable

The watchdog timer is enabled by setting WDTEN (bit 3 in WDTCR1) to "1". WDTEN is initialized to "1" during reset, so the watchdog timer operates immediately after reset is released.

Example : Enables watchdog timer

LD (WDTCR1), 00001000B

- ; WDTEN↔
- (3) Watchdog Timer Disable

The watchdog timer is disabled by writing the disable code ($B1_H$) to WDTCR2 after clearing WDTEN (bit 3 in WDTCR1) to "0". The watchdog timer is not disabled if this procedure is reversed and the disable code is written to WDTCR2 before WDTEN is cleared to "0". The watchdog timer is halted temporarily in STOP mode (including warm-up) and IDLE mode, and restarts automaticallyafter STOP or IDLE mode is released.

During disabling the watchdog timer, the binary counters are cleared

Example : Disables watchdog timer LDW (WDTCR1), 0B101H

; WDTEN ~0, WDTCR2 ~disable code

1.10.3 Watchdog Timer Interrupt (INTWDT)

This is a pseudo non-maskable interrupt which can be accepted regardless of the contents of the EIR. If a watchdog timer interrupt or a software interrupt is already accepted, however, the new watchdog timer interrupt waits until the previous interrupt processing is completed (the end of the [RETN] instruction execution).

The stack pointer (SP) should be initialized before using the watchdog timer output as an interrupt source with WDTOUT.

Example : Watchdog timer interrupt setting up.

 SP, 023FH
 ; Sets the stack pointer

 (WDTCR1), 00001000B
 ; WDTOUT←0

1.10.4 Watchdog Timer Reset

If the watchdog timer output becomes active, a reset is generated, which drives the RESET pin (sink open drain output) low to reset the internal hardware and the external circuits. The reset output time is 2^{20} /fc [s] (131 ms at fc = 8 MHz). The high-fredquency clock oscillator also turns on when a watchdog timer reset is generated in SLOW mode.

| Note : | The high-frequency clock oscillator also turns on when a watchdog timer reset is generated in |
|--------|---|
| | SLOW mode. Thus, the reset output time is 2 ²⁰ /fc. |
| | The reset output timer include a certain amount of error if there is any fluctuation of the |
| | oscillation frequency when the high-frequency clock oscillator turns on. Thus, the reset output |
| | time must be considered approximate value. |

TMP87C814/H14/K14/M14

TOSHIBA



Figure 1-29. Watchdog Timer Interrupt / Reset

1.11 Reset Circuit

The 87C814/H14/K14/M14 each have four types of reset generation procedures: an external reset input, an address trap reset, a watchdog timer reset and a system clock reset. Table 1-5 shows on-chip hardware initialization by reset action. The internal source reset circuit (watchdog timer reset, address trap reset, and system clock reset) is not initialized when power is turned on. Thus, output from the RESET pin may go low (2²⁰/fc [s] (131 ms at 8 MHz) when power is turned on.

| On-chip Hardware | | Initial Value | On-chip Hardware | Initial Value |
|-----------------------------------|-------|---|-----------------------------|--------------------------------------|
| Program counter | (PC) | (FFFF _H) · (FFFE _H) | Divider of Timing generator | 0 |
| Register bank selector | (RBS) | 0 | | |
| Jump status flag | (JF) | () 1 | Watchdog timer | Enable |
| Interrupt master enable flag | (IMF) | 0 | Output latches of I/O ports | Refer to I/O port |
| Interrupt individual enable flags | (ĘF) | 0 | | circuitry Refer to each of |
| Interrupt latches | (U) | | Control registers | Refer to each of control register |

Table 1-5. Initializing Internal Status by Reset Action

1.11.1 External Reset Input

When the RESET pin is held at low for at least 3 machine cycles (12/fc [s]) with the power supply voltage within the operating voltage range and oscillation stable, a reset is applied and the internal state is initialized.

When the RESET pin input goes high, the reset operation is released and the program execution starts at the vector address stored at addresses $FFFE_H - FFFF_H$. The RESET pin contains a Schmitt trigger (hysteresis) with an internal pull-up resistor. A simple power-onreset can be applied by connecting an external capacitor and a diode.



Figure 1-30. Simple Power-on-Reset Circuitry

1.11.2 Address Trap Reset

If a CPU malfunction occurs and an attempt is made to fetch an instruction from the RAM or the SFR area (addresses $0000_{\text{H}} - 023F_{\text{H}}$), an address-trap-reset will be generated. Then, the RESET pin output will go low. The reset time is 2^{20} /fc [s] (131 ms at 8 MHz).





1.11.3 Watchdog Timer Reset

Refer to Section "1.10 Watchdog Timer".

1.11.4 System-Clock-Reset

Clearing both XEN and XTEN (bits 7 and 6 in SYSCR2) to "0" stops both high-frequency and low-frequency oscillation, and causes the MCU to deadlock. This can be prevented by automatically generating a reset signal whenever XEN = XTEN = 0 is detected to continue the oscillation. Then, the RESET pin output goes low from high-impedance. The reset time is 2^{20} /fc [s] (131 ms at 8 MHz).

2. ON-CHIP PERIPHERALS FUNCTIONS

2.1 Special Function Registers (SFR) and Data Buffer Registers (DBR)

The TLCS-870 Series uses the memory mapped I/O system, and all peripheral control and data transfers are performed through the special function registers (SFR) and data buffer registers (DBR). The SFR are mapped to addresses $0000_{\rm H} - 003F_{\rm H}$, and the DBR to addresses $0F80_{\rm H} - 0FFF_{\rm H}$. Figure 2-1 shows the 87C814/H14/K14/M14 SFRs and DBRs.



Figure 2-1. SFR & DBR

2.2 I/O Ports

The 87C814/H14/K14/M14 each have 8 parallel input/output ports (55pins) as follows:

| | Primary Function | Secondary Functions |
|---------|------------------|---|
| Port P0 | 8-bit I/O port | |
| Port P1 | 8-bit I/O port | External interrupt input, timer/counter input, and divider output |
| Port P2 | 3-bit I/O port | Low-frequency resonator connections, external interrupt input, and STOP mode release signal input |
| Port P3 | 4-bit I/O port | Serial interface, pulse width modulation output, PWM/PDO output, and timer/counter input |
| Port P5 | 8-bit I/O port | VFT digit driver output |
| Port P6 | 8-bit I/O port | Analog input |
| Port P7 | 8-bit I/O port | VFT digit/segment driver output |
| Port P8 | 8-bit I/O port | VFT segment driver/divider output, and external interrut input |

Ports P1, P2, P3, P5, P6, P7 and P8 can also use secondary function.

Each output port contains a latch, which holds the output data. Input ports do not have latches, so the external input data should either be held externally until read or reading should be performed several times before processing. Figure 2-2 shows input/output timing examples.

External data is read from an I/O port in the S1 state of the read cycle during execution of the read instruction. This timing can not be recognized from outside, so that transient input such as chattering must be processed by the program.

Output data changes in the S2 state of the write cycle during execution of the instruction which writes to an I/O port.



When reading an I/O port except programmable I/O ports P0 and P1, whether the pin input data or the output latch contents are read depends on the instructions, as shown below:

- (1) Instructions that read the output latch contents r, (src)
 - XCH

- ⑤ LD (pp).b,CF
- 6 ADD/ADDC/SUB/SUBB/AND/OR/XOR (src), n
- ③ CLR/SET/CPL (pp).g ⑦ (src) side of ADD/ADDC/SUB/SUBB/AND/OR/XOR (src), (HL)
- ④ LD (src).b, CF

② CLR/SET/CPL (src).b

- (2) Instructions that read the pin input data
 - 1 Instructions other than the above (1)
 - ② (HL) side of ADD/ADDC/SUB/SUBB/AND/OR/XOR (src), (HL)

2.2.1 Port P0 (P07 - P00)

Port P0 is an 8-bit general-purpose input/output port which can be configured as either an input or an output in one-bit unit under software control. Input/output mode is specified by the corresponding bit in the port P0 input/output control register (P0CR). Port P0 is configured as an input if its corresponding P0CR bit is cleared to "0", and as an output if its corresponding P0CR bit is set to "1".

During reset, POCR is initialized to "0", which configures port PO as input. The PO output latches are also initialized to "0". Data is written into the output latch regardless of POCR contents. Therefore initial output data should be written into the output latch before setting POCR.

- Note1: Ports set to the input mode read the pin states. When input pin and output pin exist port P0 together, the contents of the output latch of ports set to the input mode may be rewritten by executing the bit manipulation instructions. Pins set to the output mode read a value of the output latch.
- Note2 : The POCR is a write-only register. It can not be operated by the read-modify instruction (Bit manipulation instructions of SET, CLR, etc. and Arithmetic instructions of AND, OR, etc.)



Setting the upper 4 bits of port P0 as an input port and the lower 4 bits as an output port (Initial output data are $1010_{\rm B}$).

(P0), 00001010B

LD LD ; Sets initial data to P0 output latches

(POCR), 00001111B ; Sets the port P0 input/output mode

2.2.2 Port P1 (P17 - P10)

Port P1 is an 8-bit input/output port which can be configured as an input or an output in one-bit unit under software control. Input/output mode is specified by the corresponding bit in the port P1 input/output control register (P1CR). Port P1 is configured as an input if its corresponding P1CR bit is cleared to "0", and as an output if its corresponding P1CR bit is set to "1". During reset, P1CR is initialized to "0", which configures port P1 as an input. The P1 output latches are also initialized to "0". Data is written into the output latch regardless of P1CR contents. Therfore initial output data should be written into the output latch before setting P1CR. Port P1 is also used as an external interrupt input, a timer/counter input, and a divider output. When used as a secondary function pin, the input pins should be set to the input mode, and the output pins should be set to the output mode and beforehand the output latch should be set to "1".

It is recommended that pins P11 and P12 should be used as external interrupt inputs, timer/counter input, or input ports. The interrupt latch is set on the rising or falling edge of the output when used as output ports.

Pin P10 (INT0) can be configured as either an I/O port or an external interrupt input with INT0EN (bit 6 in EINTCR). During reset, the pin P10 (INT0) is configured as an input port P10.

- Note1: Ports set to the input mode read the pin states. When input pin and output pin exist port P1 together, the contents of the output latch of ports set to the input mode may be rewritten by executing the bit manipulation instructions. Pins set to the output mode read a value of the output latch.
- Note2 : The P1CR is a write-only register. It can not be operated by the read-modify instruction (Bit manipulation instructions of SET, CLR, etc. and Arithmetic instructions of AND, OR, etc.)



Figure 2-4. Port P1 and P1CR

Example : Sets P17, P16 and P14 as output ports, P13 and P11 as input ports, and the others as function pins. Internal output data is "1" for the P17 and P14 pins, and "0" for the P16 pin.

| LD | (EINTCR), 01000000B | ; INT0EN←1 |
|----|---------------------|-----------------------|
| LD | (P1), 10111111B | ; P17←1, P14←1, P16←0 |
| LD | (P1CR), 11010000B | |

2.2.3 Port P2 (P22 - P20)

Port P2 is a 3-bit input/output port. It is also used as an external interrupt input, and low-frequency crystal connection pins When used as an input port, or the secondary function pin, the output latch should be set to "1". During reset, the output latches are initialized to "1".

A low-frequency crystal (32.768 kHz) is connected to pins P21 (XTIN) and P22 (XTOUT) in the dual-clock mode. In the single-clock mode, pins P21 and P22 can be used as normal input/output ports.

It is recommended that the P20 pin should be used as an external interrupt input, a STOP mode release signal input, or an input port. If used as an output port, the interrupt latch is set on the falling edge of the output pulse.

When a read instruction for port P2 is executed, bits 7 to 3 in P2 read in as undefined data.

2.2.4 Port P3 (P33 - P30)

Port P3 is an 4-bit input/output port, and is also used as serial interface (SIO) input/output, 14 built-in pulse width modulation (PWM) and a timer/counter input. When used as an input port or a secondary function pin, the output latch should be set to "1". The output latches are initialized to "1" during reset.

It is recommended that the P33 pin should be used as an external interrupt input, a timer/counter input, or an input port.

When a read instruction for port P3 is executed bit 7 to 4 in P3 read in as undefined data.







Figure 2-6. Port P3

2.2.5 Port P5 (P57 - P50)

Port P5 are 8-bit high-breakdown voltage input/output ports, and are also used as digit outputs, which can directly drive vacuum fluorescent tube (VFT). When used as an input port or a digit output, the output latch should be cleared to "0". The output latches are initialized to "0" during reset. Pins which are not set for digit output can be used as normal I/O port (refer to section "2.11.8 Port Function"). It is recommended that pins P57 to P50 should be used as digit output.



2.2.6 Port P6 (P67 - P60)

Ports P6 is an 8-bit input/output port which can be configured as an input or an output in one-bit unit under software control. Input/output mode is specified by the corresponding bit in the port P6 input/output control register (P6CR).

Port P6 is also used as an analog input for the A/D converter. When used as an analog input, AINDS (bit 4 in the ADCCR) must be cleared to "0" and its corresponding P6CR bit must be set to "1". In this case, unuse pin as analog input is configured as only input port.

During reset, AINDS is initialized to "0" and all bits of P6CR are initialized to "1", which configures port P6 as analog input. The P6 output latches are initialized to "0". Data is written into the output latch regardless of the P6CR contents. Therefore initial output data should be written into the output latch before setting P6CR.



2.2.7 Port P7 (P77 - P70)

Port P7 is an 8-bit high-breakdown voltage input / output port, and also used as a segment / digit output, which can directly drive vacuum fluorescent tube (VFT). When used as an input port or a segment / digit output, the output latch should be cleared to "0". The output latches are initialized to "0" during reset. It is recommended that pins P77 to P70 should be used as digit/segment output.



2.2.8 Port P8 (P87 - P80)

Port P8 is an 8-bit high-breakdown voltage input/output port, a divider output, an external interrupt input, and also used as a segment output, which can directly drive vacuum fluorescent tube (VFT). When used as an input port, a segment output or secondary function pin, the output latch should be cleared to "0". The output latches are initialized to "0" during reset. Pins P87 to P84 can be connected built-in pull-down resistors by mask option. It is recommended that pins witch have a built-in pull-down resistors should be used segment output.



Figure 2-11. Port P8

2.3 Time Base Timer (TBT)

The time-base timer is used to generate the base time for key scan and dynamic display processing. For this purpose, it generates a time-base timer interrupt (INTTBT) at predetermined intervals.

This interrupt is generated beginning with the first rising edge of the source clock (the timing generator's divider output selected by TBTCK) after the time-base timer is enabled. Note that since the divider cannot be cleared by a program, the first interrupt only may occur earlier than the set interrupt period. (See Figure 2-10 (b).)

When selecting the interrupt frequency, make sure the time-base timer is disabled. (Do not change the selected interrupt frequency when disabling the active timer either.) However, you can select the interrupt frequency simultaneously when enabling the timer.



| твтск (0036 _Н) | 7 6 | 5 4 3 2 (DVOCK) (DV7CK) TBTEN | 1 0 твтск (Initial value : 0**0 0***) | |
|--------------------------------------|--------|---|--|--|
| | TBTEN | Time base timer enable/disable | 0 : Disable 1 : Enable | |
| | твтск | Time base timer interrupt frequency select | $ \begin{array}{c} 000: fc/2^{23} \text{ or } fs/2^{15} [\text{Hz}] \\ 001: fc/2^{21} \text{ or } fs/2^{13} \\ 010: fc/2^{16} \text{ or } fs/2^{8} \\ 011: fc/2^{14} \text{ or } fs/2^{6} \\ 100: fc/2^{13} \text{ or } fs/2^{5} \\ 101: fc/2^{12} \text{ or } fs/2^{4} \\ 110: fc/2^{11} \text{ or } fs/2^{3} \\ 111: fc/2^{9} \text{ or } fs/2 \end{array} \right) \\ R/W $ | |
| | Note : | fc ; High-frequency clock | [Hz], fs ; Low-frequency clock [Hz], * ; don't care | |



| TPTCK | NORMAL1/2, | IDLE1/2 mode | SLOW, SLEEP mode | Interrupt | Erequency |
|-----------------|----------------------|----------------------|--------------------|---------------|--------------------|
| TBTCK DV7CK = 0 | | DV7CK = 1 | SLOW, SLEEP mode | At fc = 8 MHz | At fs = 32.768 kHz |
| 000 | fc / 2 ²³ | fs / 2 ¹⁵ | fs/2 ¹⁵ | 0.95 Hz | 1 Hz |
| 001 | fc / 2 ²¹ | fs / 2 ¹³ | fs/2 ¹³ | 3,81 | 4 |
| 010 | fc / 2 ¹⁶ | fs / 2 ⁸ | <u> </u> | 122.07 | 128 |
| 011 | fc / 2 ¹⁴ | fs / 2 ⁶ | \bigcirc - | 488.28 | 512 |
| 100 | fc / 2 ¹³ | fs/25 | | 976.56 | 1024 |
| 101 | fc / 2 ¹² | fs/2 ⁴ | | 1953.12 | 2048 |
| 110 | fc / 2 ¹¹ | fs/2 ³ | - (| 3906.25 | 4096 |
| 111 | fc / 2 ⁹ | (| | 15625 | 16384 |

| | | \sim | / . |
|--------------|--------------|-------------|---------------|
| Table 2-1. 1 | ime Base Tim | er Interrup | t Frequency (|

2.4 Divider Output (DVOa, DVOb)

A 50% duty pulse can be output using the divider output circuit, which is useful for piezo-electric buzzer drive. Divider output is from pin P13 (DVOa) and P87 (DVOb). The P13 output latch should be set to "1" and then the P13 should be configured as an output mode, and the P87 output latch clear to "0". Divider output circuit is controlled by the control register (TBTCR) and DVObCR shown in Figure 2-12.

| DVOa cor | ntrol register | | | | | | | A (7/4) | |
|--------------------------------|----------------|--------------------|----------------------|---------|---------------|-------------------|------------------|---|---------------|
| TBTCR | 76 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| (0036 _H) | DVOEN D | ѵѻск | (DV7CK) | (TBTEN) | L I | (ТВТСК) | | (Initial value : 0**0 0***) | |
| | DVOEN | Divider | output | enable | /disable | | Disabl Enable | | |
| | DVOCK | Divider frequer | | |) | 01 : | fc / 2 fc / 2 | ¹³ or fs/2 ⁵ [Hz] ¹² or f5/2 ⁴ ¹¹ or fs/2 ³ ¹⁰ or fs/2 ² | R/W |
| DVOb cor | ntrol register | | | | | | ~ | | |
| DVObCR (0027 _H) | 7 6 | 5 /ObCK | 4 | 3 | 2 | 1 | 0 | (Initial value 000* ***) | |
| | DVObEN | Divide | er outpu | ut enab | le/disab | ole | ~ 7 | : Disable : Enable | |
| | DVObCK | | er outpu ency sel | |) () () | \sum | 01 10 | : $fc/2^{13}$ or $fs/2^{5}$ [Hz] : $fc/2^{12}$ or $fs/2^{4}$: $fc/2^{11}$ or $fs/2^{3}$: $fc/2^{10}$ or $fs/2^{2}$ | Write only |
| | Note: fc; | High-fr | equency | clock | [Hz], fs | ; Low-fi | requen | cy clock [Hz], * ; don't care | |
| | | |)_ | \sim | | $\langle \rangle$ | | put Control Register | |
| | Example | | | • | ut to F | 913 (at | fc = 8 | - | |
| | | ET | | 21).3 | 0000100 | NOR | \geq | ; P13 output latch \leftarrow 1 | |
| | ~ | D | • | | 1000108 | | > | ; Configures P13 as an output mode ; DVOEN←1, DVOCK←00 | |
| | $\sim (C)$ | | | 4 | \mathcal{Y} | | | | |

| | 1, | | |
|-------------------|---|---------------|-----------------------|
| DVOCK (DVObCK) | Frequency of Divider Output | At fc = 8 MHz | At fs = 32.768 kHz |
| 00 | fc / 2 ¹³ or fs / 2 ⁵ | 0.976[kHz] | 1.024 [kHz] |
| 01 | fc / 2 ¹² fs / 2 ⁴ | 1.953 | 2.048 |
| 10 | fc / 2 ¹¹ fs / 2 ³ | 3.906 | 4.096 |
| 11 | fc / 2 ¹⁰ fs / 2 ² | 7.812 | 8.192 |
| | | | |

Table 2-2. Frequency of Divider Output



2.5 16-bit Timer/Counter 1 (TC1)

2.5.1 Configuration



2.5.2 Control

The timer/counter 1 is controlled by a timer/counter 1 control register (TC1CR) and two 16-bit timer registers (TREG1A and TREG1B). Reset does not affect TREG1A and TREG1B

| TREG1A (0010, 0011H) 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 TREG1A, (0011H) - - TREG1A, (0012H) - TREG1A, (0012H) - TREG1A, (0012H) TREG1B, (0012H) - - TREG1B, (0012H) - - TREG1B, (0012H) TC1CR (0014,H) - TC1S TC1CK TC1M TC1S TC1CK TC1M TC1M TC1 TC1S TC1CK TC1M Read / Write (Write available in only PPG output mode) TC1CR (0014H) TC1 TC1S TC1CK TC1M Read / Write (Write available in only PPG output mode) TC1CR (0014H) TC1 TC1S TC1CK TC1M Initial value : 0000 0000) TC1CK TC1 00: timer / external trigger timer / event counter mode 01: internal clock fd21' or fs/2' [H2] Initial value : 0000 0000) TC1CK TC1 01: internal clock fd21' or fs/2' [H2] Initial value : 0000 0000 Initial value : 0000 0000 TC1CK TC1 01: internal clock fd21' or fs/2' [H2] Initial value : 000 is top & cl | | | TA and TREGTD). Reset does not affect TREGTA and TREGTD. | |
|--|-----------|--|--|----|
| TREG18 (0012, 0013,)) TREG18µ(0013µ) TREG18µ(0013µ) TREG18µ(0012, 0013µ) 7 6 5 4 3 2 1 0 TCCCR (0014, µ) TFF1 MCAPI MCAPI MCAPI TC1S TC1S TC1CK TC1M Read /WWIte (Write available in only PPG output mode) TCCCR (0014, µ) TC1 TC1S TC1S TC1CK TC1M TC1 More select 10: iwindow mode 10: Read /Wwite (Write available in only PPG output mode) TC1K TC1 00: itter / external trigger timer / event counter mode 11: window mode TC1CK TC1 00: itter / external trigger timer / event counter mode 00: internal clock {7/2? [Hz] TC1CK TC1 01: internal clock {7/2? fs/2 [Hz] only TC1S TC1 01: internal clock {7/2? fs/2 [Hz] only SCAP1 software capture control 0:: internal clock {7/2? internal clock {7/2? internal trigger imer only SCAP1 software capture control 0:: internal trigger start 1: <t< td=""><td>TREG1A</td><td>15</td><td></td><td>0</td></t<> | TREG1A | 15 | | 0 |
| TREG18 (0012,0013 _H) TREG18 _W (0013 _H) TREG18 _W (0013 _H) Red/Write (Write available in only PPG output mode) TC1CR (0014 _H) TFFI MCAPI METTI MEETI MEETI MEETI MEETI MEETI MEETI MEETI MEETI MEETI MEETI MEETI MEETI MEETI MEETI MEETI TC1S TC1S TC1CK TC1M MEETI MEETI MEETI MEETI MEETI TC1S TC1S TC1CK TC1 MEETI MEETI TC1S TC1S TC1S TC1S TC1S TC1S TC1S TC1S TC1S TC1S TC1S TC1S TC1S TC1S TC1S TC1S TC1S TC1S TC1S TC1S TC1 TC1S TC1 TC1 TC1S TC1 TC1 TC1S TC1 TC1 TC1S TC1 TC1 TC1S TC1 TC1 TC1S TC1 TC1 TC1 TC1S TC1 TC1 TC1S TC1 TC1 TC1S TC1 TC1 TC1S TC1 TC1 TC1S TC1 TC1 TC1S TC1 TC1 TC1S TC1 TC1 TC1S TC1 TC1 TC1S TC1 TC1S TC1S TC1S TC1S </td <td>(0010, 00</td> <td>11_H)</td> <td></td> <td></td> | (0010, 00 | 11 _H) | | |
| 7 6 5 4 3 2 1 0 Read/Write (Write available in only pPG output mode) TETER (0014 _H) TFF Scant TC15 TC1CK TC1M (Initial value : 0000 0000) TC1M TC1 00 : timer / external trigger timer / event counter mode (Initial value : 0000 0000) TC1M TC1 00 : internal clock fC2 ¹ or fs/2 ³ (Hz) TC1K TC1 00 : internal clock fC2 ¹ or fs/2 ³ (Hz) TC1K TC1 00 : stop & counter clear (Initial value : 0000 0000) TC1K TC1 00 : internal clock fC2 ¹ or fs/2 ³ (Hz) TC1K TC1 00 : stop & counter clear (Initial value : 0000 0000) (Initial value : 0000 0000) MCAP1 pulse width measurement 1: double edge capture 1: single edge capture (Initial value : 0000 0000) MET1 external trigger timer 0 trigger start 1: stigger start (Initial value : 0000 0000) MET1 external trigger timer 0 trigger start 1: single pulse (Initial value : 0000 000000) MCAP1 | | (13) | | |
| TCICR (0014 _H) TCI TCIS TCICK TCIM TCIS TCICK TCIM TCIM TCI TCIS TCICK TCIM Image: 2000 0000 TCIM TCI 00: timer / external trigger timer / event counter mode Image: 2000 0000 TCIM TCI 00: timer / external trigger timer / event counter mode Image: 2000 0000 TCICK TCI 00: internal clock for2! Image: 2000 0000 TCICK TCI 00: internal clock for2! Image: 2000 0000 TCICK TCI 00: internal clock for2! Image: 2000 0000 TCICK TCI 00: internal clock for2! Image: 2000 0000 TCIS TCI 00: internal clock for2! Image: 2000 0000 TCIS TCI 00: internal clock for2! Image: 2000 0000 TCIS TCI 00: internal clock for2! Image: 2000 0000 TCIS TCI 00: internal clock for2! Image: 2000 0000 TCIS TCI TCI Image: 2000 0000 Image: 2000 0000 TCIS TCI | (0012,00 | | Book / M/vite available in av | |
| TCTCR (0014H)TFFI MCAPI MPPG1TC1S LTC1CK LTC1M LTC1S LTC1CK LTC1M L(initial value: 0000 0000)TC1MTC1 mode select00: timer / external trigger timer / event counter mode 01: window mode 11: PPG output mode/ 00: internal clock (C2!) or fs/23[H2]TC1CKTC1 source clock select00: timer/active for fs/23[H2]TC1CKTC1 source clock select00: stop & counter clear 01: internal clock (C2!) 10: internal clock (C2!) 11: external clock (C2!) 11: external clock (C2!)Write onlyTC1STC1 start control00: stop & counter clear 01: command start 11: external trigger startWrite onlySCAP1software capture control0-1: software capture trigger (Note 3) pulse width measurement controlMCAP1 controlcontrol0: continuous pulse1: single edge capture controlMETT1 external trigger timer control0: clear1: setMETT1 controltimer registers (TREG1AL, TREG1BL), the comparison is inhibited until the high-byte (TREG1AL, TREG1BL) is written. After writing to the low-byte of the timer registers (TREG1AL, TREG1BL), the control is ignored.Note 1:fc ; Migh frequency clock, kdge (MIZES), PPG control and timer FIF control when TC1 stops (TC1S = 00).Note 3:Set the mode, source clock, edge (MIZES), PPG control and timer FIF control when TC1 stops (TC1S = 00).Note 4:Software capture can be used in only timer and event counter modes.Note 5:Volues to be loaded to timer registers wits stastify the followi | | 7 | PPG output mode) | пу |
| TC1M TC1 01: window mode mode select 10: pulse width measurement mode 11: PPC output mode TC1CK TC1 TC1 00: internal clock for for for for for an formation for the formation of the formation for formation for the formation formation formation formation formation for the for | | | MCAP1 METT1 TC1S TC1CK TC1M (Initial value : 0000 0000) | |
| TC1CK TC1 source clock select 01: internal clock fd2 ² 10: internal clock fd2 ² 11: external clock fd2 1: externa | | TC1M | TC1 01: window mode mode select 10: pulse width measurement mode 11: PPG output mode | |
| TC1S TC1 start control 01: command start 10: reserved 11: external trigger start Write only SCAP1 software capture control 0: 1: software capture trigger (Note 3) MCAP1 pulse width measurement control 0: 1: software capture trigger (Note 3) METT1 external trigger timer control 0: trigger start 1: single edge capture METT1 external trigger timer control 0: continuous pulse 1: single pulse MFT1 timer F/F1 control for PPG output mode 0: clear 1: set Note 1: fc; High-frequency clock [Hz], fs; Low-frequency clock [Hz] Note 2: Writing to the low-byte of the timer registers (TREG1AL, TREG1BL), the comparison is inhibited until the high-byte (TREG1AH, TREG1BH) is written After writing to the high-byte, the comparison of 1 cycle (during instruction execution) is ignored. Note 3: Set the mode, source clock, edge (INT2ES), PPG control and timer F/F control when TC1 stops (TC15 = 00). Note 4: Software capture can be used in only timer and event counter modes. Note 5: Values to be loaded to timer registers must satisfy the following condition. TREG1A > TREG1B (PG Output mode); TREG1A > 0 (others) Note 6: Always write "0" to TFF1 except the PPG output mode. Note 6: Always write "0" to TFF1 except the PPG output mode. | | тс1ск | TC1 01 : internal clock fc/27 source clock select 10 : internal clock fc/23 | |
| MCAP1 pulse width measurement control 1: double edge capture 1: single edge capture METT1 external trigger timer control 0: trigger start 1: trigger start & stop MPFG1 PPG output control 0: continuous pulse 1: single pulse TFF1 timer F/F1 control for PPG output mode 0: clear 1: set Note 1: fc; High-frequency clock [Hz], fs; Low-frequency clock [Hz] Note 2: Writing to the low-byte of the timer registers (TREG1AL, TREG1BL), the comparison is inhibited until the high-byte (TREG1AH, TREG1BH) is written. After writing to the high-byte, the comparison of 1 cycle (during instruction execution) is ignored. Note 3: Set the mode, source clock, edge (INT2ES), PPG control and timer F/F control when TC1 stops (TC15 = 00). Note 4: Software capture can be used in only timer and event counter modes. Note 5: Values to be loaded to timer registers must satisfy the following condition. TREG1A > TREG1B > 0 (PPG output mode) ; TREG1A > 0 (others) Note 6: Always write "0" to TFF1 except the PPG output mode. Note 7: TC1CR is a write-only register, which cannot be accessed by any read-modify-write instruction such as bit operate, etc. | | TC1S | TC1 01: command start V start control 10: reserved 0 | |
| MCAP1 control 1: double edge capture 1: single edge capture METT1 external trigger timer control 0: trigger start 1: trigger start & stop MPPG1 PPG output control 0: continuous pulse 1: single pulse TFF1 timer F/F1 control for PPG output mode 0: clear 1: set Note 1: fc; High-frequency clock [Hz], fs; Low-frequency clock [Hz] Note 2: Writing to the low-byte of the timer registers (TREG1AL, TREG1BL), the comparison is inhibited until the high-byte (TREG1AH, TREG1BH) is written. After writing to the high-byte, the comparison of 1 cycle (during instruction execution) is ignored. Note 3: Set the mode, source clock, edge (INT2ES), PPG control and timer F/F control when TC1 stops (TC1S = 00). Note 4: Software capture can be used in only timer and event counter modes. Note 5: Values to be loaded to timer registers must satisfy the following condition. TREG1A>TREG1B>0 (PPG output mode); TREG1A>0 (others) Note 6: Always write "0" to TFF1 except the PPG output mode. Note 7: TC1CR is a write-only register, which cannot be accessed by any read-modify-write instruction such as bit operate, etc. | | SCAP1 | software capture control 0: – 1: software capture trigger (Note 3) | |
| METTI control 0.: trigger start 1: trigger start & stop MPPG1 PPG output control 0: continuous pulse 1: single pulse TFF1 timer F/F1 control for PPG output mode 0: clear 1: set Note 1: fc; High-frequency clock [Hz], fs; Low-frequency clock [Hz] Note 2: Writing to the low-byte of the timer registers (TREG1AL, TREG1BL), the comparison is inhibited until the high-byte (TREG1AH, TREG1BH) is written. After writing to the high-byte, the comparison of 1 cycle (during instruction execution) is ignored. Note 3: Set the mode, source clock, edge (INT2ES), PPG control and timer F/F control when TC1 stops (TC1S = 00). Note 4: Software capture can be used in only timer and event counter modes. Note 5: Values to be loaded to timer registers must satisfy the following condition. TREG1A>TREG1B>0 (PPG output mode); TREG1A>0 (others) Note 6: Always write "0" to TFF1 except the PPG output mode. Note 7: TC1CR is a write-only register, which cannot be accessed by any read-modify-write instruction such as bit operate, etc. | | MCAP1 | | |
| TFF1 timer F/F1 control for PPG output mode 0 : clear 1 : set Note 1 : fc ; High-frequency clock [Hz], fs ; Low-frequency clock [Hz] Note 2 : Writing to the low-byte of the timer registers (TREG1AL, TREG1BL), the comparison is inhibited until the high-byte (TREG1AH, TREG1BH) is written. After writing to the high-byte, the comparison of 1 cycle (during instruction execution) is ignored. Note 3 : Set the mode, source clock, edge (INT2ES), PPG control and timer F/F control when TC1 stops (TC1S = 00). Note 4 : Software capture can be used in only timer and event counter modes. Note 5 : Values to be loaded to timer registers must satisfy the following condition. TREG1A>TREG1B>0(PPG output mode) ; TREG1A>0 (others) Note 6 : Always write "0" to TFF1 except the PPG output mode. Note 7 : TC1CR is a write-only register, which cannot be accessed by any read-modify-write instruction such as bit operate, etc. | | METT1 | I I I I I I I I I I I I I I I I I I I | |
| IFF1 output mode 0 : clear 1 : set Note 1 : fc ; High-frequency clock [Hz], fs ; Low-frequency clock [Hz] Note 2 : Writing to the low-byte of the timer registers (TREG1AL, TREG1BL), the comparison is inhibited until the high-byte (TREG1AH, TREG1BH) is written. After writing to the high-byte, the comparison of 1 cycle (during instruction execution) is ignored. Note 3 : Set the mode, source clock, edge (INT2ES), PPG control and timer F/F control when TC1 stops (TC1S = 00). Note 4 : Software capture can be used in only timer and event counter modes. Note 5 : Values to be loaded to timer registers must satisfy the following condition. TREG1A>TREG1B>0 (PPG output mode) ; TREG1A>0 (others) Note 6 : Always write "0" to TFF1 except the PPG output mode. Note 7 : TC1CR is a write-only register, which cannot be accessed by any read-modify-write instruction such as bit operate, etc. | | MPPG1 | PPG output control 0 : continuous pulse 1 : single pulse | |
| Note 2 : Writing to the low-byte of the timer registers (TREG1A_L, TREG1B_L), the comparison is inhibited until the high-byte (TREG1A_H, TREG1B_H) is written. After writing to the high-byte, the comparison of 1 cycle (during instruction execution) is ignored. Note 3 : Set the mode, source clock, edge (INT2ES), PPG control and timer F/F control when TC1 stops (TC1S = 00). Note 4 : Software capture can be used in only timer and event counter modes. Note 5 : Values to be loaded to timer registers must satisfy the following condition. TREG1A > TREG1B > 0 (PPG output mode) ; TREG1A > 0 (others) Note 6 : Always write "0" to TFF1 except the PPG output mode. Note 7 : TC1CR is a write-only register, which cannot be accessed by any read-modify-write instruction such as bit operate, etc. | | TFF1 | | |
| bit operate, etc. | 4 | Note 2 : Note 3 : Note 4 : Note 5 : Note 6 : | Writing to the low-byte of the timer registers (TREG1A_L, TREG1B_L), the comparison is inhibited unit the high-byte (TREG1A_H, TREG1B_H) is written. After writing to the high-byte, the comparison of 1 cycle (during instruction execution) is ignored. Set the mode, source clock, edge (INT2ES), PPG control and timer F/F control when TC1 stop (TC1S = 00). Software capture can be used in only timer and event counter modes. Values to be loaded to timer registers must satisfy the following condition. TREG1A>TREG1B>0 (PPG output mode) ; TREG1A>0 (others) Always write "0" to TFF1 except the PPG output mode. | ps |
| Note's : TREG1B cannot be written after setting to PPG output mode. | | Note 8 : | bit operate, etc. TREG1B cannot be written after setting to PPG output mode. | |

Figure 2-19. Timer Registers and TC1 Control Register

2.5.3 Function

Timer/counter 1 has six operating modes: timer, external trigger timer, event counter, window, pulse width measurement, programmable pulse generator output mode.

(1) Timer Mode

In this mode, counting up is performed using the internal clock. The contents of TREG1A are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared to "0". Counting up resumes after the counteriscleared. The current contents of up-counter can be transfered to TREG1B by setting SCAP1 (bit 6 in TC1CR) to "1" (software capture function). SCAP1 is automatically cleared to "0" after capaturing.



Table 2-3. Timer/Counter 1 Source Clock (Internal Clock)

(2) External Trigger Timer mode

In this mode, counting up is started by an external trigger. This trigger is the edge of the TC1 pin input. Either the rising or falling edge can be selected with INT2ES. Edge selection is the same as for the external interrupt input INT2 pin. Source clock is used an internal clock selected with TC1CK. The contents of TREG1A is compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared to "0" and halted. The counter is restarted by the selected edge of the TC1 pin input.

The TC1 pin input has the same noise rejection as the INT2 pin; therefore, pulses of 7/fc [s] or less are rejected as noise. A pulse width of 24/fc [s] or more is required for edge detection in NORMAL1/2 or IDLE1/2 mode. The noise rejection circuit is turned off in SLOW and SLEEP modes. But, a pulse width of 4/fs [S] or more is required.



Figure 2-21, External Trigger Timer Mode Timing Chart

(3) Event Counter Mode

In this mode, events are counted on the edge of the TC1 pin input. Either the rising or falling edge can be selected with INT2ES in EINTCR. The contents of TREG1A are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared. The maximum applied frequency is fc/24 [Hz] in NORMAL1/2 or IDLE1/2 mode and fs/24 [Hz] in SLOW or SLEEP mode.

Setting SCAP1 to "1" transferres the current contents of up-counter to TREG1B (software capture function). SCAP is automatically cleared after capturing.





(4) Window mode

Counting up is performed on the rising edge of the pulse that is the logical AND-ed product of the TC1 pin input (window pulse) and an internal clock. The contents of TREG1A are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared. Positive or negative logic for the TC1 pin input can be selected with INT2ES. Setting SCAP1 to "1" transferes the current contents of up-counter to TREG1B. It is necessary that the maximum applied frequency (TC1 input) be such that the counter value can be analyzed by the program. That is, the frequency must be considerably slower than the selected internal clock.



Figure 2-23. Window Mode Timing Chart

(5) Pulse width measurement mode

Counting is started by the external trigger (set to external trigger start by TC1S). The trigger can be selected either the rising or falling edge of the TC1 pin input. The source clock is used an internal clock. On the next falling (rising) edge, the counter contents are transferred to TREG1B and an INTTC1 interrupt is generated. The counter is cleared when the single edge capture mode is set. When double edge capture is set, the counter continues and, at the next rising (falling) edge, the counter contents are again transferred to TREG1B. If a falling (rising) edge capture value is required, it is necessary to read out TREG1B contents until a rising (falling) edge is detected. Falling or rising edge is selected with INT2ES, and single edge or double edge is selected with MCAP1 (bit 6 in TC1CR).



Figure 2-24. Pulse Width Measurement Mode Timing Chart

Example : Duty measurement (Resolution fc/2⁷ [Hz])

| | CLR | (INTTC1C). 0 | ; | INTTC1 service switch initial setting |
|------------------------|------|-------------------------|---|---------------------------------------|
| $\langle (()) \rangle$ | LD | (EINTCR), 00000000B | ; | Sets the rise edge at the INT2 edge |
| | JD (| (TC1CR), 00000110B | ; | Sets the TC1 mode and source clock |
| | SET | (EIRL). 4 | ; | Enables INTTC1 |
| | LD | (TC1CR), 00110110B | ; | Starts TC1 with an external trigger |
| | | \supset | | |
| PINTTC1 : | CPL | (INTTC1C). 0 | ; | Complements INTTC1 service switch |
| | JRS | F, SINTTC1 | | |
| | LD | (HPULSE), (TREG1BL) | ; | Reads TREG1B |
| | LD | (HPULSE + 1), (TREG1BH) | | |
| | RETI | | | |
| SINTTC1 : | LD | (WIDTH), (TREG1BL) | ; | Reads TREG1B (Period) |
| | LD | (WIDTH + 1), (TREG1BH) | | |
| | | | | |

(6) Programmable Pulse Generate (PPG) output mode

Counting is started by an edge of the TC1 pin input (either the rising or falling edge can be selected) or by a command. The source clock is used an internal clock. First, the contents of TREG1B are compared with the contents of the up-counter. If a match is found, timer F/F1 output is toggled. Next, timer F/F1 is again toggled and the counter is cleared by matching with TREG1A. An INTTC1 interrupt is generated at this time. Timer F/F output is connected to the P14 (PPG) pin. In the case of PPG output, set the P14 output latch to "1" and configure as an output with P1CR₄. Timer F/F1 is cleared to "0" during reset. The timer F/F1 value can also be set by program and either a positive or negative logic pulse output is available. Also, writing to the TREG1B is not possible unless the timer / counter 1 is set to the PPG output mode with TC1M.



Figure 2-25. PPG Output Mode Timing Chart



2.6.2 Control

The timer/counter 2 is controlled by a timer/counter 2 control register (TC2CR) and a 16-bit timer register 2 (TREG2). Reset does not affect TREG2.



Figure 2-28. Timer Register 2 and TC2 Control Register

2.6.3 Function

The timer/counter 2 has three operating modes: timer, event counter and window modes. Also timer/counter 2 is used for warm-up when switching from SLOW mode to NORMAL2 mode.

(1) Timer Mode

In this mode, the internal clock is used for counting up. The contents of TREG2 are compared with the contents of up-counter. If a match is found, a timer/ counter 2 interrupt (INTTC2) is generated, and the counter is cleared. Counting up is resumed after the counter is cleared.

Also, when fc is selected as the source clock during SLOW mode, the lower 11 bits of TREG2 are ignored and an INTTC2 interrupt is generated by matching the upper 5 bits. Thus, in this case, only the TREG2_H setting is necessary.

| | Source clock | | | | solution | Maximur | n time setting |
|--|---|--|--|--|------------------------|---|------------------------|
| NORMAL1/2, IDLE1/2 mode | | | | | | | |
| DV7CK = 0 | DV7CK = 1 | SLOW mode | SLEEP mode | At fc = 8 MHz | At fs = 32.768 kHz | At fc = 8 MHz | At fs = 32.768 kHz |
| fc / 2 ²³ [Hz] fc / 2 ¹³ fc / 2 ⁸ fc / 2 ³ - fs | fs / 2 ¹⁵ [Hz] fs / 2 ⁵ fc / 2 ⁸ fc / 2 ³ – fs | fs / 2 ¹⁵ [Hz] fs / 2 ⁵ – – fc (Note) – | fs / 2 ¹⁵ [Hz] fs / 2 ⁵ – – – – | 1.05 s 1.02 ms 32 μs 1 μs 125 ns | 1 s 1 ms 30.5 µs | 19.1 h 1.1 min 2.1 s 65.5 ms 8.2 ms | 18.2 h 1 min 2 s |

Table 2-4. Source Clock (Internal Clock) for Timer/Counter 2

Note : "fc" can be used only in the timer mode.

Example : Sets the timer mode with source clock $fc/2^3$ [Hz] and generates an interrupt every 25 ms (at fc = 8 MHz).

| (TC2CR), 00001100B |
|--------------------|
| (TREG2), 61A8H |
| (TC2CR), 00101100B |
| |

; Sets the TC2 mode and source clock ; Sets TREG2 (25 ms $\div 2^3$ /fc = 61A8_H) ; Starts TC2

(2) Event Counter Mode

In this mode, events are counted on the rising edge of the TC2 pin input. The contents of TREG2 are compared with the contents of the up-counter. If a match is found, an INTTC2 interrupt is generated, and the counter is cleared. The maximum frequency applied to the TC2 pin is fc/24 [Hz] in NORMAL1/2 or IDLE1/2 mode, and fs/24 [Hz] in SLOW or SLEEP mode.

Example : Sets the event counter mode and generates an INTT2 interrupt 640 counts later.

| LD | (TC2CR), 00011100B | ; Sets the TC2 mode |
|-----|--------------------|---------------------------------|
| LDW | (TREG2), 0280H | ; Sets TREG2 |
| LD | (TC2CR), 00111100B | ; Starts TC2 |
| | | $\left(\left(\right) \right)$ |

(3) Window Mode

In this mode, counting up is performed on the rising edge of the pulse that is the logical AND-ed product of the TC2 pin input (window pulse) and an internal clock. The internal clock is selected with TC2CK. The contents of TREG2 are compared with the contents of up-counter. If a match is found, an INTTC2 interrupt is generated, and the up-counter is cleared to "0". It is necessary that the maximum applied frequency (TC2 input) be such that the counter value can be analyzed by the program. That is, the frequency must be considerably slower than the selected internal clock.

| TC2 pin input | |
|------------------|--|
| Internal clock | |
| Up-counter | $\underbrace{\begin{array}{c} \begin{array}{c} 1 \\ 0 \end{array}}{} \underbrace{\begin{array}{c} 1 \\ 1 \end{array}}{} \underbrace{\begin{array}{c} 2 \\ 1 \end{array}}{} \underbrace{\begin{array}{c} 1 1 \end{array}}{} \underbrace{\end{array}}{} \underbrace{\begin{array}{c} 1 \end{array}}{} \underbrace{\begin{array}{c} 1 \end{array}}{} \underbrace{\end{array}}{} \underbrace{\begin{array}{c} 1 \end{array}}{} \underbrace{\end{array}}{} \underbrace{\begin{array}{c} 1 \end{array}}{} \underbrace{\end{array}}{} \underbrace{\begin{array}{c} 1 \end{array}}{} \underbrace{\end{array}}{} \underbrace{\end{array}}{} \underbrace{\begin{array}{c} 1 \end{array}}{} \underbrace{\end{array}}{} \underbrace{\end{array}\\{}\end{array}}{} \underbrace{\end{array}}{} \underbrace{\end{array}\\{}\end{array}} \underbrace{\end{array}\\{} \underbrace{\end{array}}{} \underbrace{\end{array}}{} \underbrace{\end{array}}{} $ |
| TREG2 | γ n φ |
| INTTC2 interrupt | match counter clear |

Figure 2-29. Window Mode Timing Chart

2.7 8-Bit Timer/Counter 3 (TC3)

2.7.1 Configuration



The timer/counter 3 is controlled by a timer/counter 3 control register (TC3CR) and two 8-bit timer registers (TREG3A). Reset does not affect these timer registers.

2.7.3 Function

The timer/counter 3 has timer mode.

(1) Timer Mode

In this mode, the internal clock is used for counting up. The contents of TREG3A are compared with the contents of up-counter. If a match is found, a timer/counter 3 interrupt (INTTC3) is generated, and the up-counter is cleared. Counting up resumes after the up-counter is cleared.

| | Source cloo | :k | Resolution | Maximum setting time |
|---------------------------|---------------------|--------------------------|------------------|----------------------------|
| NORMAL1/2, | IDLE1 / 2 mode | SLOW, SLEEP mode | | |
| DV7CK = 0 | DV7CK = 1 | SLOW, SLEEP mode | fc = 8 MHz | fc = 8 MHz fs = 32.768 kHz |
| fc / 2 ¹² [Hz] | fs / 24 [Hz] | fs / 2 ⁴ [Hz] | 512 μs 488.28 μs | 131.1 ms 124.5 ms |
| fc / 2 ¹⁰ | fs / 2 ² | - | 128 μs 122.07 μs | 32.6 ms 31.1 ms |
| fc / 2 ⁷ | - | - | 16 µs – | 4.1 ms – |

| Table 2-5. Source Clock (Internal Clock) for Timer Counter. | Table 2-5. | Source Clock (Internal Clock) for Timer Counter 3 |
|---|------------|---|
|---|------------|---|

2.8 8-bit Timer/Counter (TC4)

2.8.1 Configuration



Figure 2-32. Timer/Counter 4
2.8.2 Control

The timer/counter 4 is controlled by a timer/counter 4 control register (TC4CR) and an 8-bit timer register 4 (TREG4). Reset does not affect TREG4.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|-------------------------------|---|--------|---------------------------|-----------|---|-------------------------------|--------------------------------------|--|--|--|
| TREG4 (001B _H) | | | | | | | | | Write only | |
| TC4CR | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| (001C _H) | TF | -4 | "0" | TC4S | TC4 | CK | TC4 | ΙM | (Initial value : 00×0 0000) | |
| | TC4I | VI | TC4 operating mode select | | | 01 | : Resei : Prog | r/event counter mode rved rammable divider output (PDO) mode e width modulation (PWM) output mode | | |
| | TC4C | к | TC4 source clock select | | 00 : Internal clock fc/2 ¹¹ or fs/2 ³ [Hz] 01 : Internal clock fc/2 ² 10 : Internal clock fc/2 ³ 11 : External clock (TC4 pin input) | | | | | |
| | TC4 | s | TC4 start control | | | 0 : Stop & clear 1 : Start | | | | |
| | TFF | 4 | Timer F/F 4 control | | | 01 | : Clear : Togg : Set : – (N | | | |
| | ٨ | lote 1 | : fc; ł | ligh-fre | quenc | y clock | [Hz], fs | ; Low- | frequency clock [Hz], *; don't care | |
| | ٨ | lote 2 | : Set | the ope | erating | mode, | the so | urce c | lock selection, the timer F/F 4 control and the edge | |
| | | | sele | ction (II | VT4ES) | whent | the TC4 | stops (| (TC4S = 0). | |
| | ٨ | lote 3 | : TFF4 | 4 must b | e set t | o "11" | in the ti | imer al | nd event counter modes. | |
| | Note 4 : Values to be loaded to the timer register must satisfy the following condition. TREG4>0 | | | | | | | | | |
| | Note 5: TC4CR and TREG4 are write-only registers and must not be used with any of read-modify- write instructions. | | | | | | | | | |
| | Figure 2-33a. Timer Register 4 and TC4 Control Register | | | | | | | | | |

| EINTCR (0037 _Н) | 7 (INT1 NC) | 6 (INTO EN) | 5 | 4 TC4 ES | 3 (INT3 ES) | 2 (INT2 ES) | 1 (INT1 ES) | 0 | (Initial value : | 00*0 000*) | |
|---------------------------------------|-------------------|-------------------|--------|----------------|-------------------|-------------------|-------------------|---|----------------------------|------------|-----|
| | TC4E | 5 | Edge s | | on of TC out | 4pin | | | edge select edge select | | R/W |

Figure 2-33b. External interrupt Control Register

2.8.3 Function

The timer/counter 4 has four operating modes : timer, event counter, programmable divider output, and PWM output mode.

(1) Timer Mode

In this mode, the internal clock is used for counting up. The contents of TREG4 are compared with the contents of up-counter. If a match is found, a timer/counter 4 interrupt (INTTC4) is generated and the up-counter is cleared to "0". Counting up resumes after the up- counter is cleared.

| | Source cloc | k | Reso | lution | Maximum setting time | |
|---------------------------|--------------------------|--------------------------|------------|-----------------|----------------------|-----------------|
| NORMAL1/2, I | DLE1/2 mode | | | | | |
| DV7CK = 0 | DV7CK = 1 | SLOW, SLEEP mode | fc = 8 MHz | fs = 32.768 kHz | fc = 8 MHz | fs = 32.768 kHz |
| fc / 2 ¹¹ [Hz] | fs / 2 ³ [Hz] | fs / 2 ³ [Hz] | 256 μs | 244.14 μs | 65.3 ms | 62.2 ms |
| fc / 2 ⁷ | - | - | 16 μs | | 4.1 ms | - |
| fc / 2 ³ | _ | - | 1 μs | ->// | 25 5 μs | - |

Table 2-6. Source Clock (Internal Clock) for Timer/Counter 4

(2) Event Counter Mode

In this mode, the TC4 pin input (external clock) pulse is used for counting up. Either the rising or falling edge can be selected with TC4ES (bit 4 in EINTCR). The contents of the TREG4 are compared with the contents of the up-counter. If a match is found, an INTTC4 interrupt is generated and the counter is cleared. The maximum applied frequency is $fc/2^4$ [Hz] in NORMAL1/2 or IDLE1/2 mode, and $fs/2^4$ [Hz] in SLOW or SLEEP mode. Two or more machine cycles are required for both the high and low levels of the pulse width.

(3) Programmable Divider Output (PDO) Mode

The internal clock is used for counting up. The contents of TREG4 are compared with the contents of the up-counter. Timer F/F 4 output is toggled and the counter is cleared each time a match is found. Timer F/F 4 output is inverted and output to the PDO (P33) pin. This mode can be used for 50 % duty pulse output. Timer F/F 4 can be initialized by program, and it is initialized to "0" during reset. An INTTC4 interrupt is generated each time the PDO output is toggled.



Figure 2-34. Timing Chart for PDO Mode

(4) Pulse Width Modulation (PWM) Output Mode

PWM output with a resolution of 8 bits is possible. The internal clock is used for counting up. The contents of TREG4 are compared with the contents of up-counter. If a match is found, the timer F/F 4 output is toggled. The counter continues counting. And, when an overflow occurs, the timer F/F 4 output is again toggled and the counter is cleared. Timer F/F 4 output is inverted and output to the PWM (P33) pin. An INTTC4 interrupt is generated when an overflow occurs.

TREG4 is configured a 2-stage shift register and, during output, will not switch until one output cycle is completed even if TREG4 is overwritten; therefore, output can be altered continuously. Also, the first time, TREG4 is shifted by setting TC4S (bit 4 in TC4CR) to "1" after data are loaded to TREG4.

Note 1 : Do not overwrite TREG4 only when an INTTC4 interrupt is generated. Usually, TREG4 is overwritten in the routine of INTTC4 interrupt service. Note 2 : PWM output mode can be used only in the NORMAL 1, 2 and IDLE 1, 2 mode.



Figure 2-35. Timing Chart for PWM Mode

| 7 | Table 2-7 | PWM Output Mode | |
|---|-----------|-----------------|--|
| | | | |

| | Source clock | | Re | esolution | Maximur | n setting time |
|--|--|------------------|---------------|-----------------|------------------|-----------------|
| NORMAL1/2, | IDLE1/2 mode | | | | | |
| DV7CK = 0 | DV7CK = 1 | SLOW, SLEEP mode | fc = 8 MHz | fs = 32.768 kHz | fc = 8 MHz | fs = 32.768 kHz |
| fc/2 ¹¹ [Hz] | fs/2 ³ [Hz] | fs/2³{[Hz] | 256 μs | 244.14 μs | 65.5 ms | 62.5 ms |
| fc / 2 ⁷ fc / 2 ³ | fc / 2 ⁷ fc / 2 ³ | | 16 μs 1 μs | | 4.1 ms 256 μs | |
| | | () | | | • | |

2.9 Serial Interface (SIO)

The 87C814/H14/K14/M14 each have two clocked-synchronous 8-bit serial interfaces (SIO). Each serial interface has an 8-byte transmit and receive data buffer that can automatically and continuously transfer up to 64 bits of data.

The serial interfaces are connected to external devices via pins P32 (SO), P31 (SI), P30 (SCK). The serial interface pins are also used as port P3. When used as serial interface pins, the output latches of these pins should be set to "1". In the transmit mode, pins P31 can be used as normal I/O ports, and in the receive mode, the pins P32 can be used as normal I/O ports.

2.9.1 Configuration

The SIO have the same configuration, except for the addresses/bit positions of the control/ status registers and buffer registers.



2.9.2 Control

The serial interfaces are controlled by SIO control registers (SIOCR1/SIOCR2). The serial interface status can be determined by reading SIO status registers (SIOSR).

The transmit and receive data buffer is controlled by the BUF (bits 2-0 in SIOCR2). The data buffer is assigned to addresses $0FF0_H - 0FF7_H$ in the DBR area, and can continuously transfer up to 8 words (bytes or nibbles) at one time. When the specified number of words has been transferred, a buffer empty (in the transmit mode) or a buffer full (in the receive mode or transmit/receive mode) interrupt (INTSIO) is generated.

When the internal clock is used as the serial clock in the 8-bit receive mode and the 8-bit transmit/receive mode, a fixed interval wait can be applied to the serial clock for each word transferred. Four different wait times can be selected with WAIT (bits 4 and 3 in SIOCR2).



| Note 3 : | T _f ; frame time, T _D ; data transfer time |
|----------|--|
| | |
| Note 4 : | The lower 4 bits of each buffer are used during 4-bit transfers. Zeros (0) are stored to the upper 4bits when receiving. |
| Note 5 : | Transmitting starts at the lowest address. Received data are also stored starting from the lowest address to the highest address. For example, in the case of SIO, the first buffer address transmitted is 0FF0 _H . |
| Note 6 : | The value to be loaded to BUF is held after transfer is completed. |
| Note 7 : | |

Figure 2-37. SIO Control Registers and Status Registers

(1) Serial Clock

<u>a. Clock Source</u>

SCK (bits 2 - 0 in SIOCR) is able to select the following:

① Internal Clock

Any of four frequencies can be selected. The serial clock is output to the outside on the SCK pin. The SCK pin goes high when transfer starts.

When data writing (in the transmit mode) or reading (in the receive mode or the transmit/receive mode) cannot keep up with the serial clock rate, there is a wait function that automatically stops the serial clock and holds the next shift operation until the read/write processing is completed.

| [| $\langle \rangle$ | Serial clock | | Maximum t | ransfer rate |
|--------|-------------------------|-------------------------|--------------------------|---------------|--------------------|
| | NORMAL1/2, | IDLE1/2 mode | | Maximum a | |
| \sim | DV7CK = 0 | DV7CK = 1 | SLOW, SLEEP mode | At fc = 8 MHz | At fs = 32.768 kHz |
| | fc/2 ¹³ [Hz] | fs/ 2 ⁵ [Hz] | fs / 2 ⁵ [Hz] | 0.95 Kbit/s | 1 Kbit/s |
| | fc / 2 ⁸ | fc / 2 ⁸ | - | 30.5 | |
| | fc / 2 ⁶ | fc / 26 | - | 122 | |
| | fc / 2⁵ | fc/ 2⁵ | - | 244 | |

Note : 1Kbit = 1024 bit



Figure 2-39. Shift Edge

(2) Number of Bits to Transfer

Either 4-bit or 8-bit serial transfer can be selected. When 4-bit serial transfer is selected, only the lower 4 bits of the transmit/receive data buffer register are used. The upper 4 bits are cleared to "0" when receiving.

The data is transferred in sequence starting at the least significant bit (LSB).

(3) Number of Words to Transfer

Up to 8 words consisting of 4 bits of data (4-bit serial transfer) or 8 bits (8-bit serial transfer) of data can be transferred continuously. The number of words to be transferred is loaded to BUF in SIOBCR. An INTSIO interrupt is generated when the specified number of words has been transferred. If the number of words is to be changed during transfer, the serial interface must be stopped before making the change.



Figure 2-40. Number of Bits to Transfer (Example : 4-bit serial transfer)

2.9.3 Transfer Mode

SIOM (bits 5 - 3 in SIOCR1) is used to select the transmit, receive, or transmit/receive mode.

(1) 4-bit and 8-bit Transmit Modes

In these modes, the SIOCR1 is set to the transmit mode and then the data to be transmitted first are written to the data buffer registers (DBR). After the data are written, the transmission is started by setting SIOS to "1". The data are then output sequentially to the SO pin in synchronous with the serial clock, starting with the least significant bit (LSB). As soon as the LSB has been output, the data are transferred from the data buffer register to the shift register. When the final data bit has been transferred and the data buffer register is empty, an INTSIO (buffer empty) interrupt is generated to request the next transmitted data.

When the internal clock is used, the serial clock will stop and an automatic-wait will be initiated if the next transmitted data are not loaded to the data buffer register by the time the number of data words specified with the BUF has been transmitted. Writing even one word of data cancels the automatic-wait; therefore, when transmitting two or more words, always write the next word before transmission of the previous word is completed.

Note : Waits are also canceled by writing to a DBR not being used as a transmit data buffer register; therefore, during SIO do not use such DBR for other applications.

When an external clock is used, the data must be written to the data buffer register before shifting next data. Thus, the transfer speed is determined by the maximum delay time from the generation of the interrupt request to writing of the data to the data buffer register by the interrupt service program.

The transmission is ended by clearing SIOS to "0" or set SIOINH to "1" in buffer empty interrupt service program to end transmitting. That the transmission has ended can be determined from the status of SIOF (bit 7 in SIOSR) because SIOF is cleared to "0" when a transfer is completed. When SIOINH is set, the transmission is immediately ended and SIOF is cleared to "0".

When an external clock is used, it is also necessary to clear SIOS to "0" before shifting the next data; otherwise, dummy data will be transmitted and the operation will end.

If the number of words is to be changed, SIOS is cleared to "0". After confirmed that SIOF has been cleared to "0", BUF must be rewritten.



Figure 2-41. Transfer Mode (Example: 8-bit, 1 Word Transfer)



Figure 2-42. Transmitted Data Hold Time at End of Transmit

(2) 4-bit and 8-bit Receive Modes

After setting the control registers to the receive mode, set SIOS to "1" to enable receiving. The data are then transferred to the shift register via the SI pin in synchronous with the serial clock. When one word of data has been received, it is transferred from the shift register to the data buffer register (DBR). When the number of words specified with the BUF has been received, an INTSIO (buffer full) interrupt is generated to request that these data be read out. The data are then read from the data buffer registers by the interrupt service program.

When the internal clock is used, and the previous data are not read from the data buffer register before the next data are received, the serial clock will stop and an automatic-wait will be initiated until the data are read. A wait will not be initiated if even one data word has been read.

Note : Waits are also canceled by reading a DBR not being used as a received data buffer register is read; therefore, during SIO do not use such DBR for other applications.

When an external clock is used, the shift operation is synchronized with the external clock; therefore, the previous data are read before the next data are transferred to the data buffer register. If the previous data have not been read, the next data will not be transferred to the data buffer register and the receiving of any more data will be canceled. When an external clock is used, the maximum transfer speed is determined by the delay between the time when the interrupt request is generated and when the data received have been read. When the transmit is started, after the SIOF goes "1" output from the SO pin holds final bit of the last data until falling edge of the SCK.

The transmission is ended by clearing SIOS to "0" or set SIOINH to "1" in buffer full interrupt service program to end receiving.

When SIOS is cleared, the current data are transferred to the buffer in 4-bit or 8-bit blocks. The receiving mode ends when the transfer is completed. SIOF is cleared to "0" when receiving is ended and thus can be sensed by program to confirm that receiving has ended. When SIOINH is set, the receiving is immediately ended and SIOF is cleared to "0".

If it is necessary to change the number of words in external clock operation, SIOS should be cleared to "0" then BUF must be rewritten after confirming that SIOF has been cleared to "0".

It is necessary to change the number of words in internal clock operation, during automatic wait which occurs after completion of data receiving. BUF must be rewritten before the received data is read out.

Note : The buffer contents are lost when the transfer mode is switched. If it should become necessary to switch the transfer mode, end receiving by clearing SIOS to "0", read the last data and then switch the transfer mode.



Figure 2-43. Receive Mode (Example : 8-bit, 1 Word, Internal Clock)

(3) 8-bit Transmit/Receive Mode

After setting the control registers to the 8-bit transmit/receive mode, write the data to be transmitted first to the data buffer registers (DBR). After that, enable transceiving by setting SIOS to "1". When transmitting, the data are output from the SO pin at leading edges of the serial clock. When receiving, the data are input to the SI pin at the trailing edges of the serial clock. 8-bit data are transferred from the shift register to the data buffer register. An INTSIO interrupt is generated when the number of data words specified with the BUF has been transferred. The interrupt service program reads the received data from the data buffer register and then writes the data to be transmitted. The data buffer register is used for both transmitting and receiving; therefore, always write the data to be transmitted after reading the received data.

When the internal clock is used, a wait is initiated until the received data are read and the next data are written. A wait will not be initiated if even one data word has been written.

When an external clock is used, the shift operation is synchronized with the external clock; therefore, it is necessary to read the received data and write the data to be transmitted next before starting the next shift operation. When an external clock is used, the transfer speed is determined by the maximum delay between generation of an interrupt request and the received data are read and the data to be transmitted next are written.

The transmit is ended by clearing SIOS to "0" or set SIOINH to "1" in interrupt service program. When SIOS is cleared, the current data are transferred to the data buffer register in 8-bit blocks. The transmit mode ends when the transfer is completed. SIOF is cleared to "0" when receiving is ended and thus can be sensed by program to confirm that receiving has ended. When SIOINH is set, the transmission is immediately ended and SIOF is cleared to "0".

If the number of words is to be changed during transfer, SIOS must be cleared to "0" and BUF is rewritten after SIOF is determined to be cleared to "0" during automatic-wait operation of an external clock operation. The number of words can be changed in an internal clock. In this case BUF must be rewritten before the received data is read out.

Note : Waits are also canceled by writing to a DBR not being used as the transmit/received data buffer registers; therefore, do not use such DBR for other applications.



Figure 2-44. Transmit/Receive Mode (Example : 8-bit, 1word, internal clock)



3-14-78

2.10 8-bit A/D Converter (ADC)

The 87C814/H14/K14/M14 each have an 8-channel multiplexed-input 8-bit successive approximate type A/D converter with sample and hold.

2.10.1 Configuration



Figure 2-46. A/D Converter

2.10.2 Control

The A/D converter is controlled by an A/D converter control register (ADCCR).



| DCCR | 7 | <u>6 5 4 3 2</u> | 2 1 0 | | | | | |
|--------------------|----------------------|--|--|-----|--|--|--|--|
| 00E _H) | EOCF A | DS AINDS | SAIN (Initial value : 00*0 0000) | | | | | |
| | SAIN | Analog input selection | 0000 : AIN0 0001 : AIN1 0010 : AIN2 0011 : AIN3 0100 : AIN4 0101 : AIN5 0110 : AIN6 0111 : AIN7 1 *** : reserved | R/W | | | | |
| | AINDS | Analog input control | 0 : Enable 1 : Disable | | | | | |
| | ADS | A/D conversion start | 0 : - 1 : A/D conversion start | | | | | |
| | EOCF | End of A/D conversion flag | 0 : Under conversion or Before conversion 1 : End of conversion | R | | | | |
| | Note 1 : Note 2 : | * ; don't care Select analog input when A/D o | converter stops. | | | | | |
| | Note 3 : | | ed to "0" after starting conversion. | | | | | |
| | Note 4 : | The EOCF is cleared to "0" when reading the ADCDR. | | | | | | |

Figure 2-47. A/D Converter Control Register and A/D Conversion Result Register

2.10.3 Operation

Apply analog reference voltage to pins VAREF and VASS.

(1) Start of A/D conversion

First, set the corresponding P6CR bit to "0" for analog input.

Clear the AINDS (bit 4 in ADCCR) to "0" and select one of eight analog input AIN7-AIN0 with the SAIN (bits 3-0 in ADCCR).

A/D conversion is started by clearing the ADS (bit 6 in ADCCR) to "0".

Conversion is accomplished in 46 machine cycles (184/fc [s]).

The EOCF (bit 7 in ADCCR) is set to "1" at end of conversion.

Note : The pin that is not used as an analog input can be used as regular input/output pins. During conversion, do not perform output instruction to maintain a precision for all of the pins.

(2) Reading of A/D conversion result

After the end of conversion, read the conversion result from the ADCDR. The EOCF is automatically cleared to "0" when reading the ADCDR.

(3) A/D conversion in STOP mode

When the MCU places in the STOP mode during the A/D conversion, the conversion is terminated and the ADCDR contents become indefinite.

However, if the STOP mode is started after the end of conversion (EOCF = 1), the ADCDR contents are held.





Pulse Width Modulation Circuit Output 2.11

87C814/H14/K14/M14 have14 built-in pulse width modulation (PWM) channel. D/A converter output can easily be obtained by connecting an external low-pass filter. PWM output is multiplexed with general purpose I/O port as; P33 (PWM14). When P33 port is used PWM output, the corresponding bit output latch should be set to "1".

2.11.1 Configuration



2.11.2 PWM Output Wave Form

(1) PWM14 output

This is 14-bit resolution PWM output and one period is T_M = 215/fc [s]. <

The 8 high-order bits of the PWM data latch control the pulse width of the pulse output with a period of T₅ (T₅ = T_M/64). When the 8-bit data are decimal n ($0 \le n \le 255$), this pulse width becomes $n \times t_0$, where $t_0 = 2/fc$.

The lower 6-bit of 14 bit data are used to control the generation of additional to wide pulse in each T_S period. When the 6-bit data are decimal m ($0 \le m \le 63$), the additional pulse is generated in each of m periods out of 64 periods contained in a T_M period. The relationship between the 6 bits data and the position of TS period where the additional pulse is generated is shown in Table 2-10.

Table 2-10. Correspondence between 6 Bits Data and the Additional Pulse Generated TS Period

| Bit position of 6 bits data | Relative position of Ts where the output pulse is generated. (No. i of Ts (η is listed) |
|-----------------------------|---|
| Bit 0 | 32 |
| Bit 1 | 16, 48 |
| Bit 2 | 8, 24, 40, 56 |
| Bit 3 | 4, 12, 20, 28, 36, 44, 52, 60 |
| Bit 4 | 2, 6, 10, 14, 18, 22, 26, 30,, 58, 62 |
| Bit 5 | 1, 3, 5, 7, 9, 11, 13, 15, 17,, 59, 61, 63 |
| | |

Note : When the corresponding bit is "1", it is output.



2.11.3 Control

PWM output is controlled by PWM Control Register (PWMCR) and PWM Data Buffer Register (PWMDBR). The status of transfer PWM data from PWMDBR to PWM data latch is read by PWMEOT of PWM status register (PWMSR).

| PWM Conti | rol Register | | |
|-------------------------------|---------------------------------|---|---------------|
| PWMCR (0025H) | 7 6 PWS | 5 4 3 2 1 0 | |
| | PWS | 8-bit PWM/PDO output 0 : 8bit PWM/PDO output and 14-bit PWM out put 1 : 14bit PWM output | |
| | PWMDLS | PWM Select and Data 0000 : Lower 6-bit of PWM14 Transfer 0001 : 8 High-order bits of PWM14 1100 : PWM Data Transfer others : reserved | write only |
| PWM Statu PWMSR (0025H) | IS Register 76 PWMEOT "1" | 5 4 3 2 1 0 "1" "1" "1" "1" "1" "1" | |
| | | PWM 0 : End of Transfer End of PWM data transfer flag 1 : Under Transfer | read only |
| PWM Data | Buffer Registe | r () | |
| PWMDBR (0026H) | 7 6 | 5 4 3 2 1 0 write only | |
| | | | |

Figure 2-52. PWM Control Register / PWM Status Register / PWM Data Buffer Register



(1) Programing of PWM Data

PWM output is controlled by PWM writing the output data to data latches. For the writing the output data are divided using the PWM Control Register (PWMCR).

- 1. Select lower 6-bit of the data latch by PWMDLS.
- 2. Write PWM output data to the PWMDBR.
- 3. Select 8 high-order bits of the data latch by PWMDLS.
- 4. Write PWM output data to the PWMDBR.
- 5. Write "8CH" to the PWMCR.

When switching of the output data is completed, the end of PWM data transfer flag becomes "0", indicating that the next data can be written. Do not write PWM data when the end of PWM data is "1" because write errors can occur in this case.

Note : When writing the output data to PWM, write **"8CH"** to the PWMDLS after writing of the 14-bits output data is completed.

While the output data are being written to the data latch, the previously written data are being output. The maximum time from the point at which "8CH" is written to the data latch until PWM output is switched is $2^{15}/fc$ (4.096 ms, at fc = 8 MHz).

Example : $\overline{PWM14}$ pin outputs 32 μ s pulse width without the additional pulse. Note : at fc = 8 MHz

| | LD | (PWMCR), 80H | ; Select lower 6-bit of PWM14 |
|---------|------|---------------|-------------------------------------|
| | LD | (PWMDBR), 00H | ; Without the additional pulse |
| | LD | (PWMCR), 81H | ; Select 8 high-order bits of PWM14 |
| | LD | (PWMDBR), 80H | ; 32 µs ÷ 2/fc = 80H |
| | LD | (PWMCR), 8CH | ; PWM Data Transfer |
| WAIT0 : | TEST | (PWMSR). 7 | ;PWMEOT = 0? |
| | JRS | F, WAITO | |

2.12 Vacuum Fluorescent Tube (VFT) Driver Circuit

The 87C814/H14/K14/M14 features built-in high-breakdown voltage output buffers for directly driving fluorescent tubes, and a display control circuit used to automatically transfer display data to the output port.

2.12.1 Functions

- (1) 24 high-breakdown voltage output buffers built-in
 - Digit output : 8 to 16 (G0 to G15)
 - Segment output : 8 to 16 (S0 to S15)

S0 to S7 and G0 to G7 can be selected by program (in units of bits). The VKK pin is provided for VFT drive power supply.

- (2) Dynamic display, 8 to 16 segment x 1 to 16 digits, can be selected by program.
- (3) Pins not used for the VFT driver can be used as general-purpose ports.
- (4) Display data (32 bytes in DBR) are automatically transferred to the segment ports.
- (5) Brightness level can be adjusted in eight steps using the dimmer function.
- (6) Four types (fc/2¹² to fc/2⁹) of digit times (duty) can be selected.

2.12.2 Configuration



2.12.3 Control

The VFT driver circuit is controlled by the VFT control registers (VFTCR1, VFTCR2 and VFTCR3. Reading VFTSR determines the VFT operating status.

Switching the mode from NORMAL1/2 to SLOW or STOP puts the VFT driver circuit into blanking state (BLK is set to "1" and EXEY is cleared to "0"; values set in the VFT control registers except BLK and EKEY are maintained), and sets segment outputs and digit outputs are cleared to "0". Thus, ports P5, P7 and P8 function as general-purpose ports.



Figure 2-54. VFT Control Register 1, 2

DIG/SEG Select

Port P7 is an 8-bit segment/digit output port which can be configured as either a segment or a digit in one-bit until under VFT control register (VFTCR3) control.

Port P7 is configured as a segment output if its corresponding VFTCR3 bit is cleared to "0", and as a digit output if it corresponding VFTCR3 bit is set to "1".

| VFT Conti | ol Regist | er | | | | | | | | |
|--------------------------------|------------|--------|-------------------|---|-------------|---------------------|---------------|---------------|--|--------------|
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | $\langle (/) \rangle$ | |
| VFTCR3 (002B _H) | , | | | - | | | <u>.</u> | | (Initial value 0000 0000) | |
| (0020H) | G0 | G1 | G2 | : G3 | : G4 | G5 | : G6 | : G7 | | |
| | S7 | S6 | S5 | S4 | 53 | S2 | S1 | s0 | | |
| | 57 | 50 | 35 | J 4 | 33 | 52 | 51 | 50 | | |
| | | | | | Figu | re 2-5 | 5. VF | T Con | trol Register 3 | |
| | | | | | _ | | | | | |
| VFT Status | Register | | | | | | | | $(\vee)) \diamond (\circ) \diamond$ | |
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| VFTSR (0029 _H) | WAIT | | | | | | | | | |
| (0023H) | | ····· | | | | | | | | |
| | WA | | display momite | | ional st | atus | | | display in operation display operation disabled | read only |
| | | | | | | | -1(| | | |
| | | | | | Fig | ure 2 | 56 | VET Sta | itus Register | |
| | | | | | ''y | | <u> </u> | | itus negister | |
| | | | | | | F | \mathcal{I} | \geq | | |
| | | | | | | | | | | |
| | | | | | | 7 | | | \sim | |
| | | | | | | \square | | | | |
| | | | | | \sim | \mathcal{I} | | 4 | | |
| | | | | ((| 770 | | | \sim | | |
| | | | \square | $\langle \langle \langle \rangle \rangle$ | $\bigcirc)$ | | | \bigcap | | |
| | | / | | | | | | (//) | $\left(\right)$ | |
| | | | \searrow | | 7 | | \frown | \mathcal{N} | | |
| | | | | | | | | | | |
| | | ~ | | \sim | | | | | | |
| | < | \sum | | | | | | > | | |
| | | \leq | \square | | (| $\overline{\gamma}$ | ~ | | | |
| | G | | \smile | | 4 | (| | | | |
| \sim | ((|)) | | | | \geq | | | | |
| | \frown | | (| > (| $^{\prime}$ | γ | | | | |
| $\langle -$ | | > | (| $\langle \rangle \rangle$ | \bigcirc | ノ | | | | |
| | | | | | | - | | | | |
| | \searrow | | | | \searrow | | | | | |

(1) Display mode setting

Select digit time using the VFT control register 1 (VFTCR1) and the number of digits and the SEG/DIG port using VFT control register 2 (VFTCR2) and number of segments port using port when BLK in VFTCR1 is 1.

Select dimmer time (digit output time) with DIM in VFTCR1.

(2) Display data setting

Data are converted into VFT display data by instructions. The converted data stored in the display data buffer (addresses 0F80 to 0F9F in DBR) are automatically transferred to the VFT driver circuit, then transferred to the high-breakdown voltage output buffer. Thus, to change the display pattern, just change the data in the display data buffer.

Bits in the VFT segment (dot) and display data area correspond one to one. When data are set to 1, the segments corresponding to the bits light. The display data buffer is assigned to the DBR area shown in Figure 2-57. (The display data buffer can not be used as data memory).



2.12.4 Display Operation

Clearing BLK in VFTCR1 to 0 after setting the display mode and storing display data starts VFT display. Figures 2-58 and 2-59 show the VFT drive waveforms.



Figure 2-58. VFT Drive Waveform (with 9 Segments and 15 Digits)

Digit cycles change depending on the number of digits set. (Example: with Gn to Gm)





2.12.5 Port Function

(1) High-breakdown voltage buffer

To drive fluorescent display tube, clears the port output latch to 0. The port output latch is initialized to 0 at reset.

It is recommended that ports P5, P7 and P8 should be used as VFT driver output. Precavtion for using as general-purpose I/O pins are follows.

① P7, P8 ports

When ports P7, P8 are used as general purpose I/O pins, the data buffer memory (DBR) which correspond to the pins as also used as segments shoud be clead to "0".

When that pins are pulled down to the VKK pin internally ($Rk = 80 \ k\Omega$ typ. Pins P87 to P84 can be connected pull-down resisters by mask option.) which using as general purpose I/O pin, caution is required.

(a) At output:

For low-level output, the port pulled down to the VKK pin becomes VKK pin voltage. Thus, to prevent VKK pin voltage from being applied to the external circuit, clamp using a diode as shown in Figure 2.60 (a).

(b) At input:

For external data input, clear the port output latch to 0.

The input threshold value is the same as those of other general-purpose I/O ports; however, the port is pulled down to the VKK pin. Therefore, use a sufficiently large Rk (typical: 80 k Ω).



INPUT/OUTPUT CIRCUITRY

(1) Control pins

The input/output circuitries of the 87C814/H14/K14/M14 control pins are shown below. Please specify either the single-clock mode (oscillation only XIN/XOUT) or the dual-clock mode (oscillation both XIN/XOUT and XTIN/XTOUT) by a code (NM1 or NM2) as an option for an operating mode during reset.

| CONTROL PIN | 1/0 | INPUT/OUTPUT CIRCUITRY and code | REMARKS |
|---------------|-----------------|---------------------------------|---|
| XIN XOUT | Input Output | Osc. enable | Resonator connecting pins (high-frequency) $R_f = 1.2 M\Omega$ (typ.) $R_0 = 1.5 k\Omega$ (typ.) |
| | | NM1 NM2 XTEN | Resonator connecting pins |
| XTIN XTOUT | Input Output | Refer to port P2 | (low-frequency) $R_f = 6 M\Omega$ (typ.) $R_O = 220 k\Omega$ (typ.) |
| | | | Sink open drain output Hysteresis input |
| RESET | I/O | Address-trap-reset | Pull-up resister $R_{IN} = 220 k\Omega$ (typ.) $R = 1 k\Omega$ (typ.) |
| 4 | | | |
| STOP/INT5 | | | Hysteresis input R = 1 kΩ (typ.) |
| E, | \geq | ovdd | Pull-down resister |
| TEST | Input | | $R_{IN} = 70 kΩ$ (typ.) R = 1 kΩ (typ.) |

Note? : The 87PM14 is placed in the single-clock mode during reset, and the input/output circuitries are the code NMI type.

(2) - ① Input/Output Ports

The input/output circuitries of the 87C814/H14/K14/M14 input / output ports are shown below, any one of the circuitries can be chosen by a code (A, B) as a mask option.



Electrical Characteristics

| Absolute Maximum Rat | ings | (V _{SS} = 0 V) | | | |
|---------------------------------|-------------------|---------------------------------|---------------------------------|------|--|
| Parameter | Symbol | Pins | Ratings | Unit | |
| Supply Voltage | V _{DD} | | -0.3 to 6.5 | V | |
| Input Voltage | V _{IN} | \sim (7/ | - 0.3 to V _{DD} + 0.3 | V | |
| Output Malta an | V _{OUT1} | P0, P1, P2, P3, P6, XOUT, RESET | – 0.3 to V _{DD} + 0.3 | | |
| Output Voltage | V _{OUT2} | Source open drain ports | $V_{DD} - 40$ to $V_{DD} + 0.3$ | V | |
| | I _{OUT1} | P0, P1, P2, P3, P6 | 3.2 | | |
| Output Current (Per 1 pin) | I _{OUT2} | P8 | -12 | mA | |
| | I _{OUT3} | P5, P7 (digit outputs) | 25 | | |
| | ΣI_{OUT1} | P0, P1, P2, P3, P6 | 120 | | |
| Output Current (Total) | ΣI_{OUT2} | P5, P7, P8 | -120 | mA | |
| Power Dissipation [Topr = 25°C] | PD | | 600 | mW | |
| Soldering Temperature (time) | Tsld | | 260 (10 s) | °C | |
| Storage Temperature | Tstg | | – 55 to 125 | °C | |
| Operating Temperature | Topr | | – 30 to 70 | °C | |

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

| Parameter | Symbol | Pins | | Conditions | Min | Max | Unit |
|--------------------|------------------|-------------------------|--|-------------------|------------------------|------------------------|------|
| | | | | NORMAL 1, 2 modes | 4.5 | | |
| | | | fc=8 MHz | IDLE1, 2 modes | 4.5 | | |
| Supply Voltage | V _{DD} | | fs= | SLOW mode | 2.7 | 5.5 | v |
| \sim | 17 | \rightarrow \sim | 32.768 kHz | SLEEP mode | 2.7 | | |
| | | | | STOP mode | 2.0 | | |
| Output Voltage 🛛 🗸 | VOUTZ | Source open drain ports | \sim | | V _{DD} – 38 | V _{DD} | V |
| (| V _{IH1} | Except hysteresis input | - V _{DD} ≧4.5 V | | V _{DD} x 0.70 | V _{DD} | |
| Input High Voltage |) V IH2 | Hysteresis input | | | V _{DD} x 0.75 | | v |
| | V _{IH3} | | V _{DD} <4.5 V | | V _{DD} x 0.90 | | |
| | V _{IL1} | Except hysteresis input | $V_{DD} \ge 4.5 V$ $V_{DD} < 4.5 V$ | | | $V_{DD} \times 0.30$ | |
| Input Low Voltage | V _{IL2} | Hysteresis input | | | 0 | V _{DD} x 0.25 | V |
| \sim | V _{IL3} | \sim | | | | V _{DD} x 0.10 | |
| | fc | XIN, XOUT | V _{DD} = 4.5 V to 5.5 V | | 0.4 | 8.0 | MHz |
| Clock Frequency | fs | XTIN, XTOUT | | | 30.0 | 34.0 | kHz |

Recommended Operating Conditions $(V_{55} = 0 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$

Note 1: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

Note 2: Clock frequency fc: Supply voltage range is specified in NORMAL 1/2 mode and IDLE 1/2 mode.

| D.C. Cha | racteris | tics (V _{SS} = 0 V, Top | r = – 30 to 70°C) | | | | | |
|----------------------|------------------|-----------------------------------|---|---------------|-------------------------|-----|---------|--|
| Parameter | Symbol | Pins | Conditions | Min | Тур. | Max | Unit | |
| Hysteresis Voltage | V _{HS} | Hysteresis input | | (-) | 0.9 | - | V | |
| | I _{IN1} | TEST | V _{DD} = 5.5 V | | | | | |
| Input Current | I _{IN2} | Open drain ports, Tri-state ports | V _{IN} = 5.5 V / 0 V | <u></u> | - | ± 2 | μA | |
| | I _{IN3} | RESET, STOP | | | | | | |
| Input Resistance | R _{IN2} | RESET | | 100 | 220 | 450 | | |
| Pull-down Resistance | R ₁ | Source open drain ports | V _{DD} = 5.5 V, V _{OUT} = 5.5 V | - | 200 | - | kΩ | |
| Pull-down Resistance | R _K | Source open drain ports | $V_{DD} = 5.5 V, V_{KK} = -30 V$ | _ | 80 | I | | |
| Output Leakage | I _{LO1} | Sink open drain ports | $V_{DD} = 5.5 V, V_{OUT} = 5.5 V$ | | $\langle (-) \rangle$ | 2 | | |
| Current | I _{LO2} | Source open drain ports | $V_{DD} = 5.5 V, V_{OUT} = -32 V$ | -(2) | Ń | - 2 | μΑ | |
| Current | I _{LO3} | Tri-state ports | $V_{DD} = 5.5 V, V_{OUT} = 5.5 V / 0 V$ | (f) | $\langle - \rangle$ | ± 2 | | |
| | V _{OH2} | Tri-state ports | $V_{DD} = 4.5 V, I_{OH} = -0.7 \text{ mA}$ | 41 | $\langle n \rangle$ | I | v | |
| Output High Voltage | V _{OH3} | P8 | $V_{DD} = 4.5 V, I_{OH} = -8 mA$ | 2.4 | 10/ | - | | |
| Output Low Voltage | V _{OL} | Except XOUT | V_{DD} = 4.5 V, I _{OL} = 1.6 mA | > |) | 0.4 | V | |
| Output High current | I _{ОН} | P5, P7 | $V_{DD} = 4.5 V, V_{OH} = 2.4 V$ | \cap | - 20 | - | mA | |
| Supply Current in | | | VDD = 5.5 V | \mathcal{D} | | | | |
| NORMAL 1, 2 modes | | | fc=8MHz | _ | 10 | 16 | | |
| Supply Current in | | | fs = 32.768 kHz | | | | mΑ | |
| IDLE 1, 2 modes | | | VIN = 5,3 V / 0.2 V | - | 4.5 | 6 | | |
| Supply Current in | | | $V_{DD} = 3.0 V$ | | | | | |
| SLOW mode | IDD | | | _ | 30 | 60 | | |
| Supply Current in | | | fs = 32.768 kHz | | | | μA | |
| SLEEP mode | | $(C \land)$ | V _{IN} = 2.8 V / 0.2 V | - | 15 | 30 | | |
| Supply Current in | | | V _{DD} = 5.5 V | | | | | |
| STOP mode | | | V _{IN} = 5.3 V70.2 V | - | 0.5 | 10 | μA | |

Note 1: Typical values show those at Topr = 25° C, $V_{DD} = 5 V$.

Note 2: Input Current IIN1/IN3; The current through resistor is not included, when the input resistor (pull-up/pull-down) is contained.

Note 3: Input Current I_{IN4}; The current when the pull-down register (Rk) is not connected by the mask option.

| Parameter | Symbol Conditions | Min | Тур. | Max | Unit |
|--------------------------|--|----------------------|------|-----------------|------|
| | VAREF V V 225V | V _{DD} -1.5 | - | V _{DD} | |
| Analog Reference Voltage | $V_{ASS} = V_{ASS} \ge 2.5 V$ | V _{SS} | - | 1.5 | V |
| Analog Input Voltage | VAIN | V _{ASS} | - | VAREF | v |
| Analog Supply Current | I _{REF} V _{AREF} = 5.5 V, V _{ASS} = 0.0 V | / _ | 0.5 | 1.0 | mA |
| Nonlinearity Error | | _ | - | ± 1 | |
| Zero Point Error | $V_{DD} = 5.0 \text{ V}, \text{ V}_{SS} = 0.0 \text{ V}$ | _ | - | ± 1 |] |
| Full Scale Error | V _{AREF} = 5.000 V | _ | - | ± 1 | LSB |
| Total Error | V _{ASS} = 0.000 V | _ | _ | ± 2 |] |

Note: Total errors includes all errors, except quantization error.

| A.C. Characteristic | S | $(V_{SS} = 0 V, V_{DD} = 4.5 \text{ to } 5.5 V, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$ | | | | | | |
|------------------------------|------------------|---|-------|---------------------------------|-------|--------------|--|--|
| Parameter | Symbol | Conditions | Min | Тур. | Max | Unit | | |
| | | In NORMAL1, 2 modes | 0.5 | $\left(\left(\right) \right)$ | | | | |
| Mashina Cuda Tina | | In IDLE 1, 2 modes | 0.5 | | 10 | - μ s | | |
| Machine Cycle Time | t _{cy} | In SLOW mode | | $\langle \rangle$ | 133.3 | μ s | | |
| | | In SLEEP mode | 117.6 | 9- | | | | |
| High Level Clock Pulse Width | t _{WCH} | For external clock operation | | > | - | | | |
| Low Level Clock Pulse Width | t _{WCL} | (XIN input), fc = 8 MHz | 50 | - | | ns | | |
| High Level Clock Pulse Width | t _{WSH} | For external clock operation | | .((| | | | |
| Low Level Clock Pulse Width | t _{WSL} | (XTIN input), fs = 32.768 kHz | 14.7 | | | μS | | |

| Low Level Clock Pulse Width | t _{WSL} | (XTIN III)00(), IS = 52.708 KHZ | \land |
|-----------------------------|------------------|---|--------------------|
| | | | $\langle \rangle $ |
| Recommended Oscillating | Conditi | ons $(V_{SS} = 0 V, V_{DD} = 4.5 \text{ to } 5.5 V, \text{ Topr}$ | = - 30 to 70°C) |
| | | | 19701 |

| | | Oscillation | Recommended Oscillator | | Recommended Constant | | |
|------------------------------|--------------------|-------------|------------------------|-----------|----------------------|-----------------------|--|
| Parameter | Oscillator | Frequency | | | C ₁ | C ₂ | |
| | Ceramic Resonator | 8 MHz | | BR8.0M | 30pF | 30pF | |
| High-frequency | | 4 MHz | MURATA CS. | A 4.00MG | | | |
| Oscillation | | 8 MHz | TOYOCOM 21 | OB 8.0000 | | | |
| | Crystal Oscillator | 4 MHz | TOYOCOM 20 | 4B 4.0000 | 20pF | 20pF | |
| Low-frequency Oscillation | Crystal Oscillator | 32.768 KHz | | X-38T | 15pF | 15pF | |



Note: An electrical shield by metal shied plate on the IC package should be recommend able in order to prevent the device from the high electric fieldstress applied for continuous reliable operation.