TOSHIBA



Semiconductor Company

Revision History

Date	Revision	
2008/3/6	1	First Release
2008/8/29	2	Contents Revised
	(
	C	
	$\langle \overline{2} \rangle$	
		\sim (7)
	\rightarrow	
$\langle (\bigcirc) \rangle$		\geq
	$\langle \chi \bigcirc$	
\searrow	\searrow	

Caution in Setting the UART Noise Rejection Time

When UART is used, settings of RXDNC are limited depending on the transfer clock specified by BRG. The combination "O" is available but please do not select the combination "–".

 $\overline{\Omega}$

The transfer clock generated by timer/counter interrupt is calculated by the following equation :

Transfer clock [Hz] = Timer/counter source clock [Hz] ÷ TTREG set value

			\langle	$\langle (\vee \rangle \rangle)$		
		RXDNC setting				
BRG setting	Transfer clock [Hz]	00 (No noise rejection)	01 (Reject pulses shorter than 31/fc[s] as noise)	10 (Reject pulses shorter than 63/fc[s] as noise)	11 (Reject pulses shorter than 127/fc[s] as noise)	
000	fc/13	0	0	0	<u> </u>	
110	fc/8	0	(7/s)	- 6	- \	
(When the transfer clock gen- erated by timer/counter inter-	fc/16	0	Q		$\langle \rangle \rangle$ -	
rupt is the same as the right side column)	fc/32	0	0	0	_	
The setting except the	above	0			0	

Document Change Notification

The purpose of this notification is to inform customers about the launch of the Pb-free version of the device. The introduction of a Pb-free replacement affects the datasheet. Please understand that this notification is intended as a temporary substitute for a revision of the datasheet.

Changes to the datasheet may include the following, though not all of them may apply to this particular device.

- 1. Part number
 - Example: TMPxxxxxF TMPxxxxxFG

All references to the previous part number were left unchanged in body text. The new part number is indicated on the prelims pages (cover page and this notification).

2. Package code and package dimensions

Example: LQFP100-P-1414-0.50C LQFP100-P-1414-0.50F

All references to the previous package code and package dimensions were left unchanged in body text. The new ones are indicated on the prelims pages.

3. Addition of notes on lead solderability

Now that the device is Pb-free, notes on lead solderability have been added.

4. RESTRICTIONS ON PRODUCT USE

The previous (obsolete) provision might be left unchanged on page 1 of body text. A new replacement is included on the next page,

5. Publication date of the datasheet

The publication date at the lower right corner of the prelims pages applies to the new device.

1. Part number

2. Package code and dimensions

Previous Part Number (in Body Text)	Previous Package Code (in Body Text)	New Part Number	New Package Code	OTP
TMP86CM25AF	P-QFP100-1420-0.65A	TMP86CM25AFG	QFP100-P-1420-0.65A	-

*: For the dimensions of the new package, see the attached Package Dimensions diagram.

3. Addition of notes on lead solderability

The following solderability test is conducted on the new device.

Lead solderability of Pb-free devices (with the G suffix)

Test	Test Conditions	Remark
Solderability	 (1) Use of Lead (Pb) solder bath temperature = 230°C dipping time = 5 seconds the number of times = once use of R-type flux (2) Use of Lead (Pb)-Free solder bath temperature = 245°C dipping time = 5 seconds the number of times = once use of R-type flux 	Leads with over 95% solder coverage till lead forming are acceptable.

4. RESTRICTIONS ON PRODUCT USE

The following replaces the "RESTRICTIONS ON PRODUCT USE" on page 1 of body text.

RESTRICTIONS ON PRODUCT USE

20070701-EN

The information contained herein is subject to change without notice.
TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk.
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility
 is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its
 use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third
 parties.
- Please contact your sales representative for product-by-product details in this document regarding RoHS compatibility. Please use these products in this document in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses occurring as a result of noncompliance with applicable laws and regulations.
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.

5. Publication date of the datasheet

The publication date of this datasheet is printed at the lower right corner of this notification.

(Annex)

Package Dimensions

QFP100-P-1420-0.65A



	TMP86CM25F/ TMP86CS25F	TMP86PS25F	TMP86C925XB (Emulation chip)	TMP86FM25F	TMP86CM25AF
ROM	32 K (Mask ROM) 60 K (Mask ROM)	60 K (OTP)	-	32 K (Flash)	32 K (Mask ROM)
RAM	2 K		-	2	К
I/O	42	pin	42 pin (MCU part)	42	pin
External Interrupt		5 pin		5	pin
AD Converter		8-bit AD converter \times 8	ch 🤇	8-bit AD convert	er \times 8 ch (Note 3)
Timer Counter		18-bit timer × 1 ch 8-bit timer × 4 ch	\frown	ner × 1 ch er × 4 ch	
Serial Interface		8-bit SIO × 2 ch UART × 1 ch		0×2 ch $\times 1$ ch	
LCD		60 seg × 16 com	4	60 seg × 16	com (Note 4)
Key-on Wakeup		4 ch	(7)	4	ch
Operating Voltage in MCU Mode	1.8 to 5.5 V 2.7 to 5.5 \ 4.5 to 5.5 \	/ at 8 MHz	1.8 to 5.25 V at 4.2 MHz 2.7 to 5.25 V at 8 MHz 4.5 to 5.25 V at 16 MHz	1.8 to 3.6 V at 8	MHz (External clock) MHz (Resonator) / at 16 MHz
Operating Temperature in MCU Mode	-40 to 85°C		0 to 60°C		o 85°C
Writing to Flash Memory		- 200		2.7 to 3.6V at 16 MHz 25°C ± 5°C	-
Package	P-QFP100-	1420-0.65A	FBGA272	P-QFP100-	1420-0.65A
CPU Wait (Note 1)		N/A	~ //	// Available	e (Note 2)

Comparison table of TMP86CM25F/CS25F/PS25F/C925XB and TMP86CM25AF/FM25F

Note 1: The CPU wait is a CPU halt function for stabilizing of power supply of Flash memory. The CPU wait period is as follows. In the CPU wait period except RESET, CPU is halted but peripheral functions are not halted. Therefore, if the interrupt occurs during the CPU wait period, the interrupt latch is set. In this case, if the IMF has been set to "1", the interrupt service routine is executed after CPU wait period. For details refer to 1.1 "Flash Memory" in TMP86FM25F data sheet.

	Condition	Wait Time	Halt/Operate		
			CPU	Peripherals	
	After reset release	2 ¹⁰ /fc[s]	Halt	Halt	
	Changing from STOP mode to NORMAL mode (at EEPCR <mnpwdw> = "1")</mnpwdw>	2 ¹⁰ /fc[s]	Halt	Operate	
	Changing from STOP mode to SLOW mode (at EEPCR <mnpwdw> = "1")</mnpwdw>	2 ³ /fs[s]	Halt	Operate	
\leq	Changing from IDLE0/1/2 mode to NORMAL mode (at EEPCR <atpwdw> = "0")</atpwdw>	2 ¹⁰ /fc[s]	Halt	Operate	
	Changing from SLEEP0/1/2 mode to SLOW mode (at EEPCR <atpwdw> = "0")</atpwdw>	2 ³ /fs[s]	Halt	Operate	

- Note 2: Though the TMP86CM25AF does not have a Flash memory, the CPU wait function is inserted in TMP86CM25A to keep the compatibility with Flash product (TMP86FM25F).
- Note 3: AD conversion time of TMP86CM25A/FM25 is different from that of TMP86CM25/CS25/PS25/C925. For details, refer to 2.12 "8-Bit AD Converter (ADC)".
- Note 4: The reference voltage of TMP86CM25A/FM25 is different from that of TMP86CM25/CS25/ PS25/C925. For details, refer to "Electrical Characteristics".

Difference

CMOS 8-Bit Microcontroller TMP86CM25AF

The TMP86CM25A is the high-speed, high-performance and low power consumption 8-bit microcomputer, including ROM, RAM, dot matrix LCD driver, multi-function timer/counter, serial interface (UART/SIO), a 8-bit AD converter and two clock generators on chip.

P-QFP100-1420-0.65A

TMP86CM25AF

Product No.	ROM	RAM	Package	Flash MCU
TMP86CM25AF	$32 \text{ K} \times 8 \text{ bits}$	$2 \text{ K} \times 8 \text{ bits}$	P-QFP100-1420-0.65A	*TMP86FM25F
			$\langle ($	*: Under development

Feautures

- 8-bit single chip microcomputer TLCS-870/C series
- Instruction execution time: 0.25 μs (at 16 MHz)
 122 μs (at 32.768 kHz)
- 132 types and 731 basic instructions
- 20 interrupt sources (External: 5, Internal: 15)
- Input/output ports (42 pins)
 (Out of which 20 pins are also used as SEG pins)
 (Out of which 11 pins are also used as COM pins)
- 18-bit timer counter: 1 ch
 - Timer, Event counter, Pulse width measurement, Frequency measurement modes
- 8-bit timer counter: 4 ch
 - Timer, Event counter, PWM output, Programmable divider output, PPG modes
- Time Base Timer
- Divider output function
- Watchdog Timer
 - Interrupt source/internal reset generate (Programmable)

030619EBP1

- The information contained herein is subject to change without notice.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.
 TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general

[•] TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.. The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are

The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunctionor failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.

<sup>The products described in this document are subject to the foreign exchange and foreign trade laws.
TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any</sup>

TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.

For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.

- Serial interface
 - UART: 1 ch
 - SIO: 2 ch
- 8-bit successive approximation type AD converter
 - Analog input: 8 ch
- Four key-on wakeup pins
- LCD driver/controller
 - Built-in voltage booster for LCD driver
 - With display memory
 - LCD direct drive capability (60 seg × 16 com, 60 seg × 8 com, 60 seg × 4 com)
 - 1/16, 1/8, 1/4 duties drive are programmably selectable
- Dual clock operation
 - Single/Dual-clock mode
- Nine power saving operating modes
 - STOP mode: Oscillation stops. Battery/capacitor back-up. Port output hold/high-impedance.
 - SLOW1, 2 mode: Low power consumption operation using low-frequency clock (32.768 kHz)
 - IDLE0 mode: CPU stops, and peripherals operate using high-frequency clock of time-base-timer. Release by falling edge of TBTCR<TBTCK> setting.
 - IDLE1 mode: CPU stops, and peripherals operate using high-frequency clock. Release by interrupts.
 - IDLE2 mode: CPU stops, and peripherals operate using high and low frequency clock.

Release by interrupts.

- SLEEP0 mode: CPU stops, and peripherals operate using low-frequency clock of Time-base-timer. Release by falling edge of TBTCR<TBTCK> setting.
- SLEEP1 mode: CPU stops, and peripherals operate using low-frequency clock. Release by interrupts.
- SLEEP2 mode: CPU stops, and peripherals operate using high and low frequency clock. Release by interrupts.

Wide operating voltage: 1.8 to 3.6 V at 8 MHz/32.768 kHz

2.7 to 3.6 V at 16 MHz/32.768 kHz

Pin Assignments (Top view)

P-QFP100-1420-0.65A



Block Diagram



Pin Functions

Pin Name	Input/Output		Functions	
P17 (SEG59, SCK0)	I/O (I/O)	9 bit input/output port with lotab	Serial clock input/output	
		8-bit input/output port with latch. When used as input port, serial clock	UART data output	
P16 (SEG58, TXD, SO0)	I/O (Output)	input/output, serial data input/output or	Serial data output	
P15 (SEG57, RXD, SI0)	I/O (I/O)	UART data input/output, the output latch must be set to "1".	UART data input	
		When an external interrupt input, the	Serial data input	LCD segment
P14 (SEG56, MUL6)	I/O(I/O)	corresponding bit of MULSEL should	External interrupt 3 input	outputs
P13 (SEG55, MUL5)	I/O (I/O)	be cleared to "0" and the output latch	External interrupt 2 input	
P12 (SEG54, MUL4)	I/O (I/O)	must be set to "1". When used as a LCD segment output,	External interrupt 1 input	-
P11 (SEG53)	I/O (Output)	the P1LCR must be set to "1".	\sim (7/ \diamond	-
P10 (SEG52)	I/O (Output)			
P22 (XTOUT)	I/O (Output)	3-bit input/output port with latch.	Resonator connecting pins (32.768 For inputting external clock, XTIN is	
P21 (XTIN)	I/O (Input)	When used as an input port, the	XTOUT is opened.	
P20 (INT5 , STOP)	I/O (Input)	output latch must be set to "1".	External interrupt input 5 or STOP signal input.	mode release
P36 (COM7, MUL6)	I/O (I/O)	7-bit I/O port with latch. When used as input port, the output	External interrupt 3 input	Ň
P35 (COM6, MUL5)	I/O (I/O)	latch must be set to "1".	External interrupt 2 input	LCD common outputs
P34 (COM5, MUL4)	I/O (I/O)	When an external interrupt input, the corresponding bit of MULSEL should	External interrupt 1 input	
P33 (SEG51, MUL3)	I/O (I/O)	be set to "1" and the output latch must be set to "1".	Timer/counter 6 input/output	
P32 (SEG50, MUL2)	I/O(I/O)	When a timer/counter input/output or divider output, the corresponding bit of	Timer/counter 4 input/output	LCD segment
P31 (SEG49, MUL1)	I/O(I/O)	MULSEL should be cleared to "0" and the output latch must be set to "1".	Timer/counter 3 input/output	outputs
P30 (SEG48, MUL0)	I/O(Output)	When used as a LCD output, the P3LCR must be set to "1".	Divider output	
P57 (SEG47) to P50 (SEG40)	I/O (Output)	8-bit input/output port with latch. When used as a LCD segment output, the P5LCR must be set to "1".	LCD segment outputs	1
P67 (AIN7, STOP5)	I/O (Input)	8-bit programmable input/output ports	STOP5 input	
P66 (AIN6, STOP4)	I/O (Input)	(Tri-state). Each bit of this port can be	STOP4 input	
P65 (AIN5, STOP3)	I/O (Input)	individually configured as an input or an output under software control.	STOP3 input	
P64 (AIN4, STOP2)	I/O (Input)	When used as a key-on wakeup input,	STOP2 input	AD converter
P63 (AIN3, INTO)	I/O (Input)	an external interrupt input and timer/counter input, the P6CR must be	External interrupt 0 input	analog inputs
P62 (AIN2, ECNT)	1/O (Input)	cleared to "0".		
		When used as an analog input, the	Timer/counter 1 input	
P61 (AIN1, ECIN)	I/O (Input)	P6DR and P6CR should be cleared to "0".		
P60 (AIN0)	I/O (Input)	.		
P70 (COM8)	, I/O(Output)	8-bit input/output port with latch.		-
P71 (COM9, MUL0)	I/O(Output)	When used as input port, serial clock	Divider Output	
P72 (COM10, MUL1)	1/O(I/O)	input/output or serial data input/output, the output latch must be set to "1".	Timer/counter 3 input/output	
P73 (COM11, MUL2)	I/O(I/O)	When a timer/counter input/output or	Timer/counter 4 input/output	LCD common
P74 (COM12, MUL3)	I/O(I/O)	divider output, the corresponding bit of MULSEL should be set to "1" and the	Timer/counter 6 input/output	outputs
P75 (COM13, SI1)	I/O(I/O)	output latch must be set to "1".	Serial data input	1
		When used common output, P7 port		1
P76 (COM14, SO1)	I/O(Output)	control register (P7LCR) should be set to "1".	Serial data output	4
P77 (COM15, SCK1)	I/O(I/O)	*	Serial clock input/output	
SEG39 to SEG0	Output	LCD segment outputs		
COM4 to COM0		LCD common outputs		
V4 to V1 C1 to C0	LCD voltage booster pin	LCD voltage booster pin. Capacitors are V4 pin and GND.	e required between C0 and C1 pin a	nd V1/V2/V3/
XIN, XOUT	Input Output	Resonator connecting pins for high-freq used and XOUT is opened.	uency clock. For inputting external c	clock, XIN is
RESET	Input	Reset signal input		
TEST	Input	Test pin for out-going test. Be fixed to lo	DW.	
VDD, VSS	Power Sunnk	+1.8 to +3.6 V, 0 (GND)		
VAREF	Power Supply	Analog reference voltage input.		

Operational Description

1. CPU Core Functions

The CPU core consists of a CPU, a system clock controller, and an interrupt controller. This section provides a description of the CPU core, the program memory, the data memory, and the reset circuit.

1.1 Memory Address Map

The TMP86CM25A memory consists of 4 blocks: ROM, RAM, DBR (Data buffer register) and SFR (Special function register). They are all mapped in 64-Kbyte address space. Figure 1.1.1 shows the TMP86CM25A memory address map. The general-purpose registers are not assigned to the RAM address space.



1.2 Program Memory (ROM)

The TMP86CM25A has a 32 K \times 8 bits (Address 8000_H to FFFF_H) of program memory (Mask programmed ROM). However, placing program memory on the internal RAM is deregulated if a certain procedure is executed (See 2.5.5 Address Trap).

1.3 Data Memory (RAM)

The TMP86CM25A has 2048 bytes of internal RAM (Address 0040_H to $083F_H$). The first 192 bytes (0040_H to $00FF_H$) of the internal RAM are located in the direct area; instructions with shorten operations are available against such an area.

The data memory contents become unstable when the power supply is turned on; therefore, the data memory should be initialized by an initialization routine.

Example:	Clears RAM to "0				
		LD LD LD	HL, 0040H A, H BC, 07FFH	;	Start address setup. Initial value (00H) setup.
	SRAMCLR:	LD INC DEC	(HL), A HL BC		
		JRS	F, SRAMCLR		
				$\mathcal{A}($	
				>	
	/		5		
~					
Ć		<)} 		
			_		

1.4 System Clock Controller

The system clock controller consists of a clock generator, a timing generator, and a standby controller.



1.4.1 Clock Generator

The clock generator generates the basic clock which provides the system clocks supplied to the CPU core and peripheral hardware. It contains two oscillation circuits: one for the high-frequency clock and one for the low-frequency clock. Power consumption can be reduced by switching of the standby controller to low-power operation based on the low-frequency clock.

The high-frequency (fc) and low-frequency (fs) clocks can easily be obtained by connecting a resonator between the XIN/XOUT and XTIN/XTOUT pins respectively. Clock input from an external oscillator is also possible. In this case, external clock is applied to XIN/XTIN pin with XOUT/XTOUT pin not connected.



Figure 1.4.2 Examples of Resonator Connection

Note: The function to monitor the basic clock directly at external is not provided for hardware, however, with disabling all interrupts and watchdog timers, the oscillation frequency can be adjusted by monitoring the pulse which the fixed frequency is outputted to the port by the program.

The system to require the adjustment of the oscillation frequency should create the program for the adjustment in advance.

1.4.2 Timing Generator

The timing generator generates the various system clocks supplied to the CPU core and peripheral hardware from the basic clock (fc or fs). The timing generator provides the following functions.

- a. Generation of main system clock
- b. Generation of divider output $(\overline{\text{DVO}})$ pulses
- c. Generation of source clocks for time base timer
- d. Generation of source clocks for watchdog timer
- e. Generation of internal source clocks for timer/counters and serial interface
- f. Generation of warm-up clocks for releasing STOP mode
- (1) Configuration of timing generator

The timing generator consists of a 2-stage prescaler, a 21-stage divider, a main system clock generator, and machine cycle counters.

An input clock to the 7th stage of the divider depends on the operating mode, TBTCR<DV7CK>, that is shown in Figure 1.4.4. As reset and STOP mode started/canceled, the prescaler and the divider are cleared to "0".



Figure 1.4.3 Configuration of Timing Generator

TBTCR	7	6	5	4	3	2	1	0	
(0036 _H)	(DVOEN)	(DVC	DCK)	DV7CK	(TBTEN)		(TBTCK)		(Initial value: 0000 0000)
	DV7CK		•	ut to the 7	th 0: f	c/2 ⁸ [Hz]			R/W
	BWOR	stage	of the div	ider	1: f	s			10,00
	Note 1: II	n single (clock mo	de, do not	set DV7C	K to "1".			\langle
	Note 2: D	o not se	et "1" on E	OV7CK wh	ile the low	/-frequen	cy clock is i	not opera	ated stably.
	Note 3: fo	c; High-fi	requency	clock [Hz], fs; Low-	frequency	/ clock [Hz]	, *; Don'	't care
	Note 4: II	n SLOW	1/2 and \$	SLEEP1/2	modes, t	he DV7C	K setting is	s ineffec	tive, and fs is input to the 7th stage of
	tl	ne divide	er.						(7)
	Note 5: V	Vhen ST	OP mod	le is ente	red from	NORMAL	. 1/2 mode	e, the D	V7CK setting is ineffective during the
								· >	of the divider is input to the 7th stage
		•	s period.						

Figure 1.4.4 Timing Generator Control Register

(2) Machine cycle

Instruction execution and peripheral hardware operation are synchronized with the main system clock.

The minimum instruction execution unit is called a "machine cycle". There are a total of 10 different types of instructions for the TLCS-870/C Series: ranging from 1-cycle instructions which require one machine cycle for execution to 10-cycle instructions which require 10 machine cycles for execution.

A machine cycle consists of 4 states (S0 to S3), and each state consists of one main system clock.





1.4.3 Operation Mode Control Circuit

The operation mode control circuit starts and stops the oscillation circuits for the high-frequency and low-frequency clocks, and switches the main system clock. There are two operating modes: Single-clock and dual-clock. These modes are controlled by the system control registers (SYSCR1 and SYSCR2).

Figure 1.4.6 shows the operating mode transition diagram and Figure 1.4.7 shows the system control registers.

(1) Single-clock mode

Only the oscillation circuit for the high-frequency clock is used, and P21 (XTIN) and P22 (XTOUT) pins are used as input/output ports. The main-system clock is obtained from the high-frequency clock. In the single-clock mode, the machine cycle time is 4/fc [s].

a. NORMAL1 mode

In this mode, both the CPU core and on-chip peripherals operate using the high-frequency clock.

The TMP86CM25A is placed in this mode after reset.

b. IDLE1 mode

In this mode, the internal oscillation circuit remains active. The CPU and the watchdog timer are halted; however on-chip peripherals remain active (Operate using the high-frequency clock).

IDLE1 mode is started by SYSCR2<IDLE>, and IDLE1 mode is released to NORMAL1 mode by an interrupt request from the on-chip peripherals or external interrupt inputs. When the IMF (Interrupt master enable flag) is "1" (Interrupt enable), the execution will resume with the acceptance of the interrupt, and the operation will return to normal after the interrupt service is completed. When the IMF is "0" (Interrupt disable), the execution will resume with the instruction which follows the IDLE1 mode start instruction.

c. IDLE0 mode

In this mode, all the circuit, except oscillator and the time-base-timer, stops operation.

This mode is enabled by setting "1" on bit TGHALT on the system control register 2 (SYSCR2).

When IDLE0 mode starts, the CPU stops and the timing generator stops feeding the clock to the peripheral circuits other than TBT. Then, upon detecting the falling edge of the source clock selected with TBTCR<TBTCK>, the timing generator starts feeding the clock to all peripheral circuits.

When returned from IDLE0 mode, the CPU restarts operating, entering NORMAL1 mode back again. IDLE0 mode is entered and returned regardless of how TBTCR<TBTEN> is set. When IMF = "1", EF6 (TBT interrupt individual enable flag) = "1", and TBTCR<TBTEN> = "1", interrupt processing is performed. When IDLE0 mode is entered while TBTCR<TBTEN> = "1", the INTTBT interrupt latch is set after returning to NORMAL1 mode.

(2) Dual-clock mode

Both the high-frequency and low-frequency oscillation circuits are used in this mode. P21 (XTIN) and P22 (XTOUT) pins cannot be used as input/output ports. The main system clock is obtained from the high-frequency clock in NORMAL2 and IDLE2 modes, and is obtained from the low-frequency clock in SLOW and SLEEP modes. The machine cycle time is 4/fc [s] in the NORMAL2 and IDLE2 modes, and 4/fs [s] (122 µs at fs = 32.768 kHz) in the SLOW and SLEEP modes.

The TLCS-870/C is placed in the single-clock mode during reset. To use the dual-clock mode, the low-frequency oscillator should be turned on at the start of a program.

a. NORMAL2 mode

In this mode, the CPU core operates with the high-frequency clock. On-chip peripherals operate using the high-frequency clock and/or low-frequency clock.

b. SLOW2 mode

In this mode, the CPU core operates with the low-frequency clock, while both the high-frequency clock and the low-frequency clock are operated. On-chip peripherals are triggered by the low-frequency clock. As the SYSCK on SYSCR2 becomes "0", the hardware changes into NORMAL2 mode. As the XEN on SYSCR2 becomes "0", the hardware changes into SLOW1 mode. Do not clear XTEN to "0" during SLOW2 mode.

c. SLOW1 mode

This mode can be used to reduce power-consumption by turning off oscillation of the high-frequency clock. The CPU core and on-chip peripherals operate using the low-frequency clock.

Switching back and forth between SLOW1 and SLOW2 modes are performed by XEN bit on the system control register 2 (SYSCR2). In SLOW1 and SLEEP mode, the input clock to the 1st stage of the divider is stopped; output from the 1st to 6th stages is also stopped.

d. IDLE2 mode

In this mode, the internal oscillation circuit remain active. The CPU and the watchdog timer are halted; however, on-chip peripherals remain active (Operate using the high-frequency clock and/or the low-frequency clock). Starting and releasing of IDLE2 mode are the same as for IDLE1 mode, except that operation returns to NORMAL2 mode.

SLEEP1 mode

In this mode, the internal oscillation circuit of the low-frequency clock remains active. The CPU, the watchdog timer, and the internal oscillation circuit of the high-frequency clock are halted; however, on-chip peripherals remain active (Operate using the low-frequency clock). Starting and releasing of SLEEP mode are the same as for IDLE1 mode, except that operation returns to SLOW mode. In SLOW and SLEEP mode, the input clock to the 1st stage of the divider is stopped; output from the 1st to 6th stages is also stopped.

f. SLEEP2 mode

The SLEEP2 mode is the idle mode corresponding to the SLOW2 mode. The status under the SLEEP2 mode is same as that under the SLEEP1 mode, except for the oscillation circuit of the high-frequency clock.

g. SLEEP0 mode

In this mode, all the circuit, except oscillator and the time-base-timer, stops operation.

This mode is enabled by setting "1" on bit TGHALT on the system control register 2 (SYSCR2).

When SLEEP0 mode starts, the CPU stops and the timing generator stops feeding the clock to the peripheral circuits other than TBT. Then, upon detecting the falling edge of the source clock selected with TBTCR<TBTCK>, the timing generator starts feeding the clock to all peripheral circuits.

When returned from SLEEP0 mode, the CPU restarts operating, entering SLOW1 mode back again. SLEEP0 mode is entered and returned regardless of how TBTCR<TBTEN> is set. When IMF = "1", EF6 (TBT interrupt individual enable flag) = "1", and TBTCR<TBTEN> = "1", interrupt processing is performed. When SLEEP0 mode is entered while TBTCR<TBTEN> = "1", the INTTBT interrupt latch is set after returning to SLOW1 mode.

(3) STOP mode

In this mode, the internal oscillation circuit is turned off, causing all system operations to be halted. The internal status immediately prior to the halt is held with a lowest power consumption during STOP mode.

STOP mode is started by the system control register 1 (SYSCR1), and STOP mode is released by a inputting (either level-sensitive or edge-sensitive can be programmably selected) to the $\overline{\text{STOP}}$ pin or key-on wakeup pin input which is enabled by STOPCR. After the warm-up period is completed, the execution resumes with the instruction which follows the STOP mode start instruction.

- Note 1: When the IDLE0/1/2 and SLEEP0/1/2 modes are started with the EEPCR<ATPWDW> = "0", the CPU wait period for stabilizing of the power supply of Flash control circuit is executed after being released from these mode. This CPU wait function is also included in masked ROM "A" version (TMP86CM25AF) for keeping compatibility with Flash product.
- Note 2: When the STOP mode is started with the EEPCR</NPWDW> = "1", the CPU wait period for stablizing of the power supply of Flash control circuit is executed after the STOP warm-up time. This function is also included in masked ROM "A" version (TMP86CM25AF) for keeping compatibility with Flash product.



Figure 1.4.6 Operating Mode Transition Diagram

(0038 _H)	STOP F	6 5 4 3 RELM RETM OUTEN	2 1 0 WUT (Initial value: 0000 00**)						
	STOP	STOP mode start	0: CPU core and peripherals remain active						
	0101		1: CPU core and peripherals are halted (start STOP mode)						
	RELM	Release method for STOP pin (P20)	0: Edge-sensitive release 1: Level-sensitive release						
		Operating mode after STOP	0: Return to NORMAL1/2 mode	-					
	RETM	mode	1: Return to SLOW1 mode						
	OUTEN	Port output during STOP	0: High impedance	R/W					
	OUTEN	mode	1: Output kept						
			Return to NORMAL mode Return to SLOW mode						
	WUT	Warm-up time at releasing	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						
	0001	STOP mode (Note 8)	01 $2^{16}/\text{fc} + (2^{10}/\text{fc})$ $2^{13}/\text{fs} + (2^3/\text{fs})$ 10 $3 \times 2^{14}/\text{fc} + (2^{10}/\text{fc})$ $3 \times 2^6/\text{fs} + (2^3/\text{fs})$						
			11 $2^{14}/\text{fc} + (2^{10}/\text{fc})$ $2^{6}/\text{fs} + (2^{3}/\text{fs})$						
	Note 1: Al	L ways set RETM to "0" when tra	nsiting from NORMAL mode to STOP mode. Always set RETM	/ to "1"					
		nen transiting from SLOW mode							
	Note 2: W	hen STOP mode is released wit	th RESET pin input, a return is made to NORMAL1 regardless	s of the					
		ETM contents.							
			ow-frequency clock [Hz], *: Don't care						
			as undefined data when a read instruction is executed.	it mov					
		 Note 5: As the hardware becomes STOP mode under OUTEN = "0", input value is fixed to "0"; therefore it may cause interrupt request on account of falling edge. Note 6: When the key-on wakeup input (STOP2 to STOP5) is used, RELM should be set to "1". 							
			herefore, when stop mode is started, OUTEN does not affect	to P20,					
	an	d P20 becomes High-Z mode.							
			with the EEPCR <mnpwdw> = "1", the CPU wait period for sta</mnpwdw>	-					
	of	the power supply of Flash con	trol circuit is executed after the STOP warm-up time. This CF	PU wait					
	of fui	the power supply of Flash connection is included in masked R		PU wait					
	of fui pro	the power supply of Flash con nction is included in masked Ro oduct.	trol circuit is executed after the STOP warm-up time. This CF DM "A" version (TMP86CM25AF) for keeping compatibility with	PU wait					
	of fui pro	the power supply of Flash connection is included in masked R	trol circuit is executed after the STOP warm-up time. This CF DM "A" version (TMP86CM25AF) for keeping compatibility with	PU wait					
System Con	of fui pro	the power supply of Flash con nction is included in masked Ro oduct.	trol circuit is executed after the STOP warm-up time. This CF DM "A" version (TMP86CM25AF) for keeping compatibility with	PU wait					
•	of fui pro (T	the power supply of Flash con nction is included in masked Ro oduct.	trol circuit is executed after the STOP warm-up time. This CF DM "A" version (TMP86CM25AF) for keeping compatibility with	PU wait					
SYSCR2	of fui pro (T ntrol Register 2 7	the power supply of Flash con nction is included in masked Ro oduct. he CPU wait period for FLASH is	trol circuit is executed after the STOP warm-up time. This CF DM "A" version (TMP86CM25AF) for keeping compatibility with s shown in parentheses)	PU wait					
SYSCR2	of fui pro (T ntrol Register 2 7	the power supply of Flash connection is included in masked Ro oduct. he CPU wait period for FLASH is	trol circuit is executed after the STOP warm-up time. This CF OM "A" version (TMP86CM25AF) for keeping compatibility with s shown in parentheses)	PU wait					
SYSCR2	of fui pro (T ntrol Register 2 7 XEN >	the power supply of Flash connection is included in masked Ro oduct. he CPU wait period for FLASH is <u>6 5 4 3</u> <u>CTEN SYSCK IDLE</u>	2 1 0 TGHALT (Initial value: 1000 *0**) 0: Turn off oscillation	PU wait					
SYSCR2	of fui pro (T ntrol Register 2 7	the power supply of Flash connection is included in masked Ro oduct. he CPU wait period for FLASH is	trol circuit is executed after the STOP warm-up time. This CF DM "A" version (TMP86CM25AF) for keeping compatibility with s shown in parentheses) 2 1 0	PU wait					
SYSCR2	of fui pro (T ntrol Register 2 7 XEN XEN	the power supply of Flash connection is included in masked R0 oduct. he CPU wait period for FLASH is 6 5 4 3 (TEN SYSCK IDLE High-frequency oscillator control	2 1 0 TGHALT	PU wait					
SYSCR2	of fui pro (T ntrol Register 2 7 XEN >	the power supply of Flash connection is included in masked RG oduct. he CPU wait period for FLASH is 6 5 4 3 CTEN SYSCK IDLE High-frequency oscillator contro Low-frequency oscillator contro	2 1 0 TGHALT (Initial value: 1000 *0**) 0 1: Turn on oscillation 1: Turn on oscillation 1: Turn on oscillation	PU wait					
SYSCR2	of fun pro (T ntrol Register 2 7 XEN XEN XEN	the power supply of Flash connection is included in masked RG oduct. he CPU wait period for FLASH is 6 5 4 3 CTEN SYSCK IDLE High-frequency oscillator control Low-frequency oscillator control	2 1 0 TGHALT (Initial value: 1000 *0**) 0 0: Turn off oscillation 1 1: Turn on oscillation 0 0: Turn off oscillation 1 1: Turn on oscillation 0: Turn off oscillation 0: Turn off oscillation 0: Turn off oscillation 1: Turn on oscillation	PU wait					
SYSCR2	of fui pro (T ntrol Register 2 7 XEN XEN	the power supply of Flash connection is included in masked RG oduct. he CPU wait period for FLASH is 6 5 4 3 CTEN SYSCK IDLE High-frequency oscillator contro Low-frequency oscillator contro	2 1 0 2 1 0 TGHALT (Initial value: 1000 *0**) 0 1: Turn off oscillation 1: Turn off oscillation 0: Turn off oscillation 1: Turn on oscillation 1: Turn on oscillation 0: Turn off oscillation 1: Turn on oscillation 1: Turn off oscillation 1: Turn on oscillation	PU wait					
SYSCR2	of fun pro- (T ntrol Register 2 7 XEN XEN XEN XTEN SYSCK	the power supply of Flash connection is included in masked RC oduct. he CPU wait period for FLASH is 6 5 4 3 (TEN SYSCK IDLE High-frequency oscillator contro Low-frequency oscillator contro Main system clock select (write system clock monitor (read) CPU and watchdog timer contro	2 1 0 2 1 0 TGHALT (Initial value: 1000 *0**) 0 0: Turn off oscillation 1 1: Turn on oscillation 1 0: Turn off oscillation 1 1: Turn on oscillation 1 1: Turn off oscillation 1 1: Turn on oscillation 1 1: Turn on oscillation 1 0: High-frequency clock 1: Low-frequency clock 0: CPU and watchdog timer remain active	PU wait					
System Con SYSCR2 (0039 _H)	of fun pro (T ntrol Register 2 7 XEN XEN XEN	the power supply of Flash connection is included in masked R0 oduct. he CPU wait period for FLASH is 6 5 4 3 CTEN SYSCK IDLE High-frequency oscillator contro Low-frequency oscillator contro Main system clock select (write system clock monitor (read)	2 1 0 TGHALT (Initial value: 1000 *0**) 0 0: Turn off oscillation 1 1 0 0 0: Turn off oscillation 1 1 0 0: Turn off oscillation 1 1 0 0: Turn off oscillation 1 1: Turn on oscillation 0: Turn off oscillation 0: Turn off oscillation 1 1: Turn on oscillation 1 1: Turn off oscillation 1 1: Turn on oscillation 1 1: CPU and watchdog timer remain active 1: CPU and watchdog timer are stopped	PU wait					
SYSCR2	of fun pro- (T ntrol Register 2 7 XEN XEN XEN XTEN SYSCK	the power supply of Flash connection is included in masked RC oduct. the CPU wait period for FLASH is 6 5 4 3 CTEN SYSCK IDLE High-frequency oscillator control Low-frequency oscillator control Main system clock select (write system clock monitor (read) CPU and watchdog timer control (IDLE1/2, SLEEP1/2 mode)	2 1 0 2 1 0 TGHALT (Initial value: 1000 *0**) 0 0: Turn off oscillation 1 1: Turn on oscillation 1 0: Turn off oscillation 1 1: Turn on oscillation 1 1: Turn off oscillation 1 1: Turn on oscillation 1 1: Turn on oscillation 1 0: High-frequency clock 1: Low-frequency clock 0: CPU and watchdog timer remain active	PU wait					
SYSCR2	of fun pro- (T ntrol Register 2 7 XEN XEN XEN XTEN SYSCK	the power supply of Flash connection is included in masked RC oduct. the CPU wait period for FLASH is 6 5 4 3 CTEN SYSCK IDLE High-frequency oscillator control Low-frequency oscillator control Main system clock select (write system clock monitor (read) CPU and watchdog timer control (IDLE1/2, SLEEP1/2 mode) TG control	2 1 0 TGHALT (Initial value: 1000 *0**) 0 0: Turn off oscillation 1: Turn on oscillation 0: Turn off oscillation 1: Turn on oscillation 1: Turn on oscillation 0: Turn off oscillation 1: Turn on oscillation 1: Turn on oscillation 1: Turn on oscillation 1: CPU and watchdog timer remain active 1: CPU and watchdog timer are stopped (start IDLE1/2, SLEEP1/2 mode)	PU wait					
SYSCR2	of fun pro- (T ntrol Register 2 7 XEN XEN XEN XTEN SYSCK IDLE TGHALT	the power supply of Flash connection is included in masked R0 oduct. the CPU wait period for FLASH is 6 5 4 3 CTEN SYSCK IDLE High-frequency oscillator control Low-frequency oscillator control Main system clock select (write system clock monitor (read) CPU and watchdog timer control (IDLE1/2, SLEEP1/2 mode) TG control (IDLE0, SLEEP0 mode)	trol circuit is executed after the STOP warm-up time. This CF DM "A" version (TMP86CM25AF) for keeping compatibility with a shown in parentheses) 2 1 0 TGHALT (Initial value: 1000 *0**) 0 Turn off oscillation 1: Turn on oscillation 0: Turn off oscillation 1: Turn on oscillation 0: Turn off oscillation 1: Turn on oscillation 0: High-frequency clock 1: Low-frequency clock 1: Low-frequency clock 0: CPU and watchdog timer remain active 1: CPU and watchdog timer are stopped (start IDLE1/2, SLEEP1/2 mode) 0: Feeding clock to all peripherals from TG 1: Stop feeding clock to peripherals except TBT from TG. (Start IDLE0, SLEEP0 mode)	PU wait Flash R/W					
SYSCR2	of fun pro- (T ntrol Register 2 7 XEN XEN XEN XTEN SYSCK IDLE TGHALT Note 1: A	the power supply of Flash connection is included in masked RC oduct. the CPU wait period for FLASH is 6 5 4 3 CTEN SYSCK IDLE High-frequency oscillator control Low-frequency oscillator control Main system clock select (write system clock monitor (read) CPU and watchdog timer control (IDLE1/2, SLEEP1/2 mode) TG control (IDLE0, SLEEP0 mode) reset is applied if both XEN and	trol circuit is executed after the STOP warm-up time. This CF DM "A" version (TMP86CM25AF) for keeping compatibility with s shown in parentheses) 2 1 0 TGHALT (Initial value: 1000 *0**) 0 1: Turn off oscillation 1: Turn on oscillation 0: Full off oscillation 1: Turn on oscillation 0: Full off oscillation 1: Low-frequency clock 1: Low-frequency clock 0: CPU and watchdog timer remain active 1: CPU and watchdog timer are stopped (start IDLE1/2, SLEEP1/2 mode) 0: Feeding clock to all peripherals from TG 1: Stop feeding clock to peripherals except TBT from TG. (Start IDLE0, SLEEP0 mode) XTEN are cleared to "0", XEN is cleared to "0" when SYSCK =	PU wait Flash R/W					
SYSCR2	of fun pro- (T ntrol Register 2 7 XEN XEN XEN XTEN SYSCK IDLE TGHALT Note 1: A XT	the power supply of Flash connection is included in masked RC oduct. the CPU wait period for FLASH is 6 5 4 3 TEN SYSCK IDLE High-frequency oscillator control Low-frequency oscillator control Main system clock select (write system clock monitor (read) CPU and watchdog timer control (IDLE1/2, SLEEP1/2 mode) TG control (IDLE0, SLEEP0 mode) reset is applied if both XEN and EN is cleared to "0" when SYSC	trol circuit is executed after the STOP warm-up time. This CF DM "A" version (TMP86CM25AF) for keeping compatibility with a shown in parentheses) 2 1 0 TGHALT 1 0 1 TGHALT 0 Turn off oscillation 1 Turn on oscillation 2 Turn off oscillation 1 Turn on oscillation 2 Turn off oscillation 1 Turn on oscillation 2 Turn off oscillat	PU wait Flash R/W					
SYSCR2	of fun pro- (T ntrol Register 2 7 XEN XEN XEN XTEN SYSCK IDLE TGHALT Note 1: A XT Note 2: *:	the power supply of Flash connection is included in masked RC oduct. the CPU wait period for FLASH is 6 5 4 3 TEN SYSCK IDLE High-frequency oscillator control Low-frequency oscillator control Main system clock select (write system clock monitor (read) CPU and watchdog timer control (IDLE1/2, SLEEP1/2 mode) TG control (IDLE0, SLEEP0 mode) reset is applied if both XEN and EN is cleared to "0" when SYSC Don't care, TG: Timing generato	trol circuit is executed after the STOP warm-up time. This CF DM "A" version (TMP86CM25AF) for keeping compatibility with a shown in parentheses) 2 1 0 TGHALT 1 0 1 TGHALT 0 Turn off oscillation 1 Turn on oscillation 2 Turn off oscillation 1 Turn on oscillation 2 Turn off oscil	PU wait Flash R/W					
SYSCR2	of fun pro- (T ntrol Register 2 7 XEN XEN XEN XTEN SYSCK IDLE TGHALT Note 1: A XT Note 2: *: Note 3: Bit	the power supply of Flash connection is included in masked RG oduct. the CPU wait period for FLASH is <u>6</u> 5 4 3 <u>6</u> 5 4 3 <u>6</u> 5 4 3 <u>7TEN SYSCK IDLE</u> High-frequency oscillator control Low-frequency oscillator control Main system clock select (write system clock monitor (read) CPU and watchdog timer control (IDLE1/2, SLEEP1/2 mode) TG control (IDLE0, SLEEP0 mode) reset is applied if both XEN and EN is cleared to "0" when SYSC Don't care, TG: Timing generator is 3, 1 and 0 in SYSCR2 are alw	trol circuit is executed after the STOP warm-up time. This CF DM "A" version (TMP86CM25AF) for keeping compatibility with a shown in parentheses) 2 1 0 TGHALT 1 0 1 TGHALT 0 0: Turn off oscillation 1 Turn on oscillation 2 Turn off oscillation 1 Turn on oscillation 1 Turn on oscillation 2 Turn off oscillation 1 Turn on oscillation 2 Turn off oscillation 1 Turn on oscillation 2 Turn off oscillation	PU wait Flash R/W					
SYSCR2	of fun pro- (T ntrol Register 2 7 XEN XEN XEN XTEN SYSCK DLE TGHALT Note 1: A XT Note 2: *: Note 3: Bir Note 4: Do	the power supply of Flash connection is included in masked RG oduct. the CPU wait period for FLASH is <u>6</u> 5 4 3 <u>6</u> 5 4 3 <u>6</u> 5 4 3 <u>7TEN SYSCK IDLE</u> High-frequency oscillator control Low-frequency oscillator control Main system clock select (write system clock select (wri	trol circuit is executed after the STOP warm-up time. This CF OM "A" version (TMP86CM25AF) for keeping compatibility with a shown in parentheses) 2 1 0 TGHALT (Initial value: 1000 *0**) 0: Turn off oscillation 1: Turn on oscillation 0: Fliph-frequency clock 1: Low-frequency clock 1: CPU and watchdog timer are stopped (start IDLE1/2, SLEEP1/2 mode) 0: Feeding clock to all peripherals from TG 1: Stop feeding clock to peripherals except TBT from TG. (Start IDLE0, SLEEP0 mode) XTEN are cleared to "0", XEN is cleared to "0" when SYSCK = CK = "1". r ays read as undefined value. " simultaneously.	PU wait Flash R/W					
SYSCR2	of fun pro- (T))))))))))))))))))	the power supply of Flash connection is included in masked RG oduct. the CPU wait period for FLASH is <u>6</u> 5 4 3 <u>6</u> 5 4 3 <u>6</u> 5 4 3 <u>7TEN SYSCK IDLE</u> High-frequency oscillator control Low-frequency oscillator control Main system clock select (write system clock select (wri	trol circuit is executed after the STOP warm-up time. This CF OM "A" version (TMP86CM25AF) for keeping compatibility with a shown in parentheses) 2 1 0 TGHALT TGHALT 0 (Initial value: 1000 *0**) 0 0: Turn off oscillation 1: Turn on oscillation 0: Turn off oscillation 1: Turn on oscillation 1: Turn on oscillation 0: Turn off oscillation 1: Turn on oscillation 1: Low-frequency clock 1: Low-frequency clock 1: Low-frequency clock 0: CPU and watchdog timer remain active 1: CPU and watchdog timer are stopped (start IDLE1/2, SLEEP1/2 mode) 0: Feeding clock to all peripherals from TG 1: Stop feeding clock to peripherals except TBT from TG. (Start IDLE0, SLEEP0 mode) XTEN are cleared to "0", XEN is cleared to "0" when SYSCK = CK = "1". r ays read as undefined value. " simultaneously. EEP0 to NORMAL1/SLOW1 is executed by the asynchronous is	PU wait Flash R/W					
SYSCR2	of fun pre (T ntrol Register 2 7 XEN XEN XEN XEN SYSCK DLE TGHALT Note 1: A XT Note 2: *: Note 3: Bir Note 4: Do Note 5: Be clo	the power supply of Flash connection is included in masked RG oduct. the CPU wait period for FLASH is <u>6</u> 5 4 3 <u>6</u> 5 4 3 <u>6</u> 5 4 3 <u>7EN SYSCK IDLE</u> High-frequency oscillator control Low-frequency oscillator control Main system clock select (write system clock select (writ	trol circuit is executed after the STOP warm-up time. This CF OM "A" version (TMP86CM25AF) for keeping compatibility with a shown in parentheses) 2 1 0 TGHALT (Initial value: 1000 *0**) 0: Turn off oscillation 1: Turn on oscillation 0: Fliph-frequency clock 1: Low-frequency clock 1: CPU and watchdog timer are stopped (start IDLE1/2, SLEEP1/2 mode) 0: Feeding clock to all peripherals from TG 1: Stop feeding clock to peripherals except TBT from TG. (Start IDLE0, SLEEP0 mode) XTEN are cleared to "0", XEN is cleared to "0" when SYSCK = CK = "1". r ays read as undefined value. " simultaneously.	PU wait Flash R/W					
SYSCR2	of fun pro- (T))))))))))))))))))	the power supply of Flash connection is included in masked RG oduct. the CPU wait period for FLASH is <u>6</u> 5 4 3 <u>6</u> 5 4 3 <u>6</u> 5 4 3 <u>7EN SYSCK IDLE</u> High-frequency oscillator control Low-frequency oscillator control Main system clock select (write system clock select (writ	trol circuit is executed after the STOP warm-up time. This CF OM "A" version (TMP86CM25AF) for keeping compatibility with a shown in parentheses) 2 1 0 TGHALT TGHALT 0: Turn off oscillation 1: Turn on oscillation 0: Fligh-frequency clock 1: Low-frequency clock 1: CPU and watchdog timer remain active 1: CPU and watchdog timer are stopped (start IDLE1/2, SLEEP1/2 mode) 0: Feeding clock to all peripherals from TG 1: Stop feeding clock to all peripherals from TG 1: Stop feeding clock to all peripherals except TBT from TG. (Start IDLE0, SLEEP0 mode) XTEN are cleared to "0", XEN is cleared to "0" when SYSCK = CK = "1". r ays read as undefined value. 1" simultaneously. EEP0 to NORMAL1/SLOW1 is executed by the asynchronous is 0 mode might be shorter than the period setting by TBTCR <tbto< td=""><td>PU wait Flash R/W</td></tbto<>	PU wait Flash R/W					
SYSCR2	of fun pro- (T))))))))))))))))))	the power supply of Flash connection is included in masked RG oduct. the CPU wait period for FLASH is <u>6</u> 5433 <u>6</u> 55433 <u>6</u> 55433 <u>6</u> 55433 <u>6</u> 55433 <u>6</u> 55433 <u>6</u> 55433 <u>6</u> 55433 <u>6</u> 55433 <u>6</u> 555433 <u>6</u> 5555433 <u>6</u> 55555 <u>6</u> 55555 <u>6</u> 55555 <u>6</u> 555555 <u>6</u> 5555555 <u>6</u> 555555 <u>7</u> 55555555 <u>7</u> 5555555555 <u>7</u> 555555555 <u>7</u> 55555555555 <u>7</u> 5555555555555 <u>7</u> 55555555555555 <u>7</u> 5555555555555 <u>7</u> 555555555555555555555555555555555555	trol circuit is executed after the STOP warm-up time. This CF OM "A" version (TMP86CM25AF) for keeping compatibility with a shown in parentheses) 2 1 0 TGHALT TGHALT 0: Turn off oscillation 1: Turn on oscillation 0: Fligh-frequency clock 1: Low-frequency clock 0: CPU and watchdog timer remain active 1: CPU and watchdog timer are stopped (start IDLE1/2, SLEEP1/2 mode) 0: Feeding clock to all peripherals from TG 1: Stop feeding clock to peripherals from TG 1: Stop feeding clock to peripherals except TBT from TG. (Start IDLE0, SLEEP0 mode) XTEN are cleared to "0", XEN is cleared to "0" when SYSCK = CK = "1". r ays read as undefined value. I" simultaneously. EEP0 to NORMAL1/SLOW1 is executed by the asynchronous is 0 mode might be shorter than the period setting by TBTCR <tbto is released, IDLE is automatically cleared to "0".</tbto 	PU wait h Flash R/W ""0", or internal CK>.					

Figure 1.4.7 System Control Registers

1.4.4 Operating Mode Control

(1) STOP mode

STOP mode is controlled by the system control register 1, the STOP pin input and key-on wakeup input (STOP2 to STOP5) which is controlled by the STOP mode release control register (STOPCR).

The $\overline{\text{STOP}}$ pin is also used both as a port P20 and an $\overline{\text{INT5}}$ (External interrupt input 5) pin.

STOP mode is started by setting SYSCR1<STOP> to "1". During STOP mode, the following status is maintained.

- a. Oscillations are turned off, and all internal operations are halted.
- b. The data memory, registers, the program status word and port output latches are all held in the status in effect before STOP mode was entered.
- c. The prescaler and the divider of the timing generator are cleared to "0".
- d. The program counter holds the address 2 ahead of the instruction (e.g., [SET (SYSCR1).7]) which started STOP mode.

STOP mode includes a level-sensitive mode and an edge-sensitive mode, either of which can be selected with the SYSCR1<RELM>. Do not use any STOPx (x: 0 to 4) pin input for releasing STOP mode in edge-sensitive mode.

When the STOP mode is started with the EEPCR<MNPWDW> = "1", the CPU wait for stabilizing of the power supply of Flash control circuit is executed after the STOP warm-up time. This CPU wait function is also included in masked ROM "A" version (TMP86CM25A) for keeping compatibility with Flash product.

- Note 1: The STOP mode can be released by either the STOP or key-on wakeup pin (STOP2 to STOP5). However, because the STOP pin is different from the Key on wakeup and can not inhibit the release input, the STOP pin must be used for releasing STOP mode.
- Note 2: During STOP period (from start of STOP mode to end of warm-up), due to changes in the external interrupt pin signal, interrupt latches may be set to "1" and interrupts may be accepted immediately after STOP mode is released. Before starting STOP mode, therefore, disable interrupts. Also, before enabling interrupts after STOP mode is released, clear unnecessary interrupt latches.

A. Level-sensitive release mode (RELM = "1")

In this mode, STOP mode is released by setting the $\overline{\text{STOP}}$ pin high or setting the STOPx (x: 2 to 5) pin input which is enabled by STOPCR. This mode is used for capacitor backup when the main power supply is cut off and long term battery backup.

When the $\overline{\text{STOP}}$ pin input is high, executing an instruction which starts STOP mode will not place in STOP mode but instead will immediately start the release sequence (Warm-up). Thus, to start STOP mode in the level-sensitive release mode, it is necessary for the program to first confirm that the $\overline{\text{STOP}}$ pin input is low. The following two methods can be used for confirmation.

- a. Testing a port P20.
- b. Using an external interrupt input $\overline{\rm INT5}$ ($\overline{\rm INT5}$ is a falling edge-sensitive input).



b. Edge-sensitive release mode (RELM = "0")

In this mode, STOP mode is released by a rising edge of the $\overline{\text{STOP}}$ pin input. This is used in applications where a relatively short program is executed repeatedly at periodic intervals. This periodic signal (for example, a clock from a low-power consumption oscillator) is input to the $\overline{\text{STOP}}$ pin. In the edge-sensitive release mode, STOP mode is started even when the $\overline{\text{STOP}}$ pin input is high level. Do not use any STOPx (x: 2 to 5) pin input for releasing STOP mode in edge-sensitive release mode.

Example: Starting STOP mode from NORMAL mode LD (SYSCR1), 10010000B

Starts after specified to the edge-sensitive release mode.



Figure 1.4.9 Edge-sensitive Release Mode

STOP mode is released by the following sequence.

- a. In the dual-clock mode, when returning to NORMAL2, both the high-frequency and low-frequency clock oscillators are turned on; when returning to SLOW1 mode, only the low-frequency clock oscillator is turned on. In the single-clock mode, only the high-frequency clock oscillator is turned on.
- b. A STOP warm-up period is inserted to allow oscillation time to stabilize. During STOP warm-up, all internal operations remain halted. Four different STOP warm-up times can be selected with the SYSCR1<WUT> in accordance with the resonator characteristics.
- c. When the EEPCR<MNPWDW> is "1", the CPU wait period is inserted to stabilize the power supply of Flash control circuit. During CPU wait, though CPU operations remain halted, the peripheral function operation is resumed, and the counting of the timing generator is restarted. After the CPU wait is finished, normal operation resumes with the instruction following the STOP mode start instruction.
- d. When the EEPCR<MNPWDW> is "0", normal operation resumes with the instruction following the STOP mode start instruction after the STOP Warm-up.
- Note 1: When the STOP mode is released, the start is made after the prescaler and the divider of the timing generator are cleared to "0".
- Note 2: STOP mode can also be released by inputting low level on the RESET pin, which immediately performs the normal reset operation.
- Note 3: When STOP mode is released with a low hold voltage, the following cautions must be observed.

The power supply voltage must be at the operating voltage level before releasing STOP mode. The $\overline{\text{RESET}}$ pin input must also be "H" level, rising together with the power supply voltage. In this case, if an external time constant circuit has been connected, the $\overline{\text{RESET}}$ pin input voltage will increase at a slower pace than the power supply voltage. At this time, there is a danger that a reset may occur if input voltage level of the $\overline{\text{RESET}}$ pin drops below the non-inverting high-level input voltage (Hysteresis input).

Ť.	•							
	WUT	Warm-up Time [ms] (Note 2)						
WUT		Return to NORMAL Mode	Return to SLOW Mode					
	00	12.288 + (0.064)	750 + (0.244)	1				
	01	4.096 + (0.064)	250 + (0.244)					
	10	3.072 + (0.064)	5.85 + (0.244)					
	11	1.024 + (0.064)	1.95 + (0.244)					

Table 1.4.1	Warm-up Time Example (at fc = 16.0 MHz, fs = 32.768 kHz)
	vanneup nine Lxample (at ic - 10.0 winz, 13 - 52.700 kinz)

Note 1: The warm-up time is obtained by dividing the basic clock by the divider: therefore, the warm-up time may include a certain amount of error if there is any fluctuation of the oscillation frequency when STOP mode is released. Thus, the warm-up time must be considered an approximate value.

Note 2: The CPU wait period for FLASH is shown in parentheses.





(2) IDLE1/2 mode, SLEEP1/2 mode

IDLE1/2 and SLEEP1/2 modes are controlled by the system control register 2 (SYSCR2) and maskable interrupts. The following status is maintained during these modes.

- a. Operation of the CPU and watchdog timer (WDT) is halted. On-chip peripherals continue to operate.
- b. The data memory, CPU registers, program status word and port output latches are all held in the status in effect before these modes were entered.
- c. The program counter holds the address 2 ahead of the instruction which starts these modes.



Figure 1.4.12 IDLE1/2, SLEEP1/2 Modes

- Start the IDLE1/2 and SLEEP1/2 modes When IDLE1/2 and SLEEP1/2 modes start, set SYSCR2<IDLE> to "1".
- Release the IDLE1/2 and SLEEP1/2 modes

IDLE1/2 and SLEEP1/2 modes include a normal release mode and an interrupt release mode. These modes are selected by interrupt master enable flag (IMF).

After releasing IDLE1/2 and SLEEP1/2 modes, the SYSCR2<IDLE> is automatically cleared to "0" and the operation mode is returned to the mode preceding IDLE1/2 and SLEEP1/2 modes.

When the IDLE1/2 and SLEEP1/2 modes are started with the EEPCR<ATPWDW> = "0", the CPU wait period for stabilizing of the power supply of Flash control circuit is added before the operation mode is returned to the preceding modes. The CPU wait time of IDLE1/2 is 210/fc [s] and that of SLEEP1/2 mode is 2³/fs [s].

The CPU wait function is also included in masked ROM "A" version (TMP86CM25A) for keeping compatibility with Flash product (TMP86FM25F).

IDLE1/2 and SLEEP1/2 modes can also be released by inputting low level on the RESET pin. After releasing reset, the operation mode is started from NORMAL1 mode.

Note: During CPU wait, though CPU operations remain halted, but the peripheral function operation is resumed. Therefore in this time, though the interrupt latch might be set, interrupt operation is not executed until the CPU wait is finished.

(a) Normal release mode (IMF = "0").

IDLE1/2 and SLEEP1/2 modes are released by any interrupt source enabled by the individual interrupt enable flag (EF). After the interrupt is generated, the program operation is resumed from the instruction following the IDLE1/2 and SLEEP1/2 modes start instruction. Normally, the interrupt latches (IL) of the interrupt source used for releasing must be cleared to "0" by load instructions.

(b) Interrupt release mode (IMF = "1")

IDLE1/2 and SLEEP1/2 modes are released by any interrupt source enabled with the individual interrupt enable flag (EF). After the interrupt is processed, the program operation is resumed from the instruction following the instruction, which starts IDLE1/2 and SLEEP1/2 modes.

Note: When a watchdog timer interrupts is generated immediately before IDLE1/2 and SLEEP1/2 mode are started, the watchdog timer interrupt will be processed but IDLE1/2 and SLEEP1/2 mode will not be started.



Figure 1.4.13 IDLE1/2, SLEEP1/2 Mode Start/Release

(3) IDLE0, SLEEP0 mode (IDLE0, SLEEP0)

IDLE0 and SLEEP0 modes are controlled by the system control register 2 (SYSCR2) and the time base timer control register (TBTCR). The following status is maintained during IDLE0 and SLEEP0 modes.

- a. Timing generator stops feeding clock to peripherals except TBT.
- b. The data memory, CPU registers, program status word and port output latches are all held in the status in effect before IDLE0 and SLEEP0 modes were entered.
- c. The program counter holds the address 2 ahead of the instruction which starts IDLE0 and SLEEP0 modes.

Note: Before starting IDLE0 or SLEEP0 mode, be sure to stop (Disable) periperals.



Figure 1.4.14 IDLE0, SLEEP0 Mode

• Start the IDLE0 and SLEEP0 modes

Stop (disable) peripherals such as a timer counter.

When IDLE0 and SLEEP0 modes start, set SYSCR2<TGHALT> to "1".

• Release the IDLE0 and SLEEP modes

IDLE0 and SLEEP0 modes include a normal release mode and an interrupt release mode.

These modes are selected by interrupt master flag (IMF), individual interrupt enable-flag (EF6) for INTTBT and TBTCR<TBTEN>.

After releasing IDLE0 and SLEEP0 modes, the SYSCR2<TGHALT> is automatically cleared to "0" and the operation mode is returned to the mode preceding IDLE0 and SLEEP0 modes. Before starting the IDLE0 or SLEEP0 mode, when the TBTCR<TBTEN> is set to "1", INTTBT interrupt latch is set to "1".

When the IDLE0 and SLEEP0 modes are started with the EEPCR<ATPWDW> = "0", the CPU wait period for stabilizing of the power supply of Flash control circuit is added before the operation mode is returned to the preceding modes. The CPU wait time of IDLE0 is 2^{10} /fc [s] and that of SLEEP0 mode is 2^{3} /fs [s].

The CPU wait function is also included in masked ROM "A" version (TMP86CM25A) for keeping compatibility with Flash product (TMP86FM25F).

IDLE0 and SLEEP0 modes can also be released by inputting low level on the RESET pin. After releasing reset, the operation mode is started from NORMAL1 mode.

- Note 1: IDLE0 and SLEEP0 modes start/release without reference to TBTCR<TBTEN> setting.
- Note 2: During CPU wait, though CPU operations remain halted, but the peripheral function operation is resumed. Therefore in this time, though the interrupt latch might be set, interrupt operation is not executed until the CPU wait is finished.

a. Normal release mode (IMF·EF6·TBTCR<TBTEN> = "0")

IDLE0 and SLEEP0 modes are released by the source clock falling edge, which is setting by the TBTCR<TBTCK>. After the falling edge is detected, the program operation is resumed from the instruction following the IDLE0 and SLEEP0 modes start instruction.

b. Interrupt release mode (IMF·EF6·TBTCR<TBTEN> = "1")

IDLE0 and SLEEP0 modes are released by the source clock falling edge, which is setting by the TBTCR<TBTCK> and INTTBT interrupt processing is started.

- Note 1: Because returning from IDLE0, SLEEP0 to NORMAL1, SLOW1 is executed by the asynchronous internal clock, the period of IDLE0, SLEEP0 mode might be the shorter than the period setting by TBTCR<TBTCK>.
- Note 2: When a watchdog timer interrupt is generated immediately before IDLE0/ SLEEP0 mode is started, the watchdog timer interrupt will be processed but IDLE0/SLEEP0 mode will not be started.





(4) SLOW mode

SLOW mode is controlled by the system control register 2 (SYSCR2).

The following is the methods to switch the mode with the warm-up counter (TC4, TC3).

```
a. Switching from NORMAL2 mode to SLOW1 mode
```

First, set SYSCR2<SYSCK> to switch the main system clock to the low-frequency clock for SLOW2 mode.

Next, clear SYSCR2<XEN> to turn off high-frequency oscillation.

Note: The high-frequency clock oscillation can be continued to return quickly to NORMAL2 mode. But starting STOP mode while SLOW mode, the high-frequency oscillation must be stopped.

When the low-frequency clock oscillation is unstable, wait until oscillation stabilizes before performing the above operations. The timer/counter 4, 3 (TC4, TC3) can conveniently be used to confirm that low-frequency clock oscillation has stabilized.






Figure 1.4.16 Switching between the NORMAL2 and SLOW Modes

86CM25A-30

TMP86CM25A

Under development

1.5 Interrupt Control Circuit

The TMP86CM25A has a total (Reset is excluded) of 15 interrupt sources for 20 interrupt factors; 4 of the sources are multiplexed. Multiple interrupt with priorities is available. 4 of the internal factors are non-maskable interrupts, and the rest of them are maskable interrupts.

Interrupt sources are provided with interrupt latches (IL), which hold interrupt requests, and independent vectors. The interrupt latch is set to "1" by the generation of its interrupt request which requests the CPU to accept its interrupts. Interrupts are enabled or disabled by software using the interrupt master enable flag (IMF) and interrupt enable flag (EF). If more than one interrupts are generated simultaneously, interrupts are accepted in order which is dominated by hardware. However, there are no prioritized interrupt factors among non-maskable interrupts.

	Ir	nterrupt Factors	Enable Condition	Interrupt Latch	Vector Address	Priority
Internal/External	(Reset)	(0	Non-maskable	-((FFFEH	High 1
Internal	INTSWI	(Software interrupt)	Non-maskable	$\mathcal{I}_{\mathcal{I}}$	FFFGH	2
Internal	INTUNDEF	(Executed the Undefined Instruction interrupt)	Non-maskable	J.	FEECH	2
Internal	INTATRAP	(Address Trap interrupt)	Non-maskable		FFFAH	2
Internal	INTWDT	(Watchdog Timer interrupt)	Non-maskable	L3	FFF8 _H	2
External	INT0	(External interrupt 0)	$IMF \cdot EF_4 = 1$		FFF6 _H	5
External	INT1	(External interrupt 1)	$IMF \cdot EF_5 \neq 1$	$\left\langle \right\rangle$ IL ₅	FFF4 _H	6
Internal	INTTBT	(Time base timer interrupt)	IMF·EF ₆ = 1		FFF2 _H	7
External	INT2	(External interrupt 2)	$IMF \cdot EF_7 = 1$	IL ₇	FFF0 _H	8
Internal	INTTC1	(TC1 interrupt)	$IMF \cdot EF_8 = 1$	IL ₈	FFEE _H	9
Internal	INTRXD	(UART received interrupt)	IMF·EF9=1	Ш	FEEC	10
Internal	INTSIO0	(Serial interface 0 interrupt)		IL9	FFECH	10
Internal	INTTXD	(UART transmitted interrupt)	$IMF \cdot EF_{10} = 1$	Ш.,-	FFEA _H	11
Internal	INTSIO1	(Serial interface 1 interrupt)		IL ₁₀	FFEAH	11
Internal	INTTC4	(TC4 interrupt)	$IMF \cdot EF_{11} = 1$	IL ₁₁	FFE8 _H	12
Internal	INTTC6	(TC6 interrupt)	$IMF \cdot EF_{12} = 1$	IL ₁₂	FFE6 _H	13
Internal	INTADC	(AD converter interrupt)	$IMF \cdot EF_{13} = 1$	IL ₁₃	FFE4 _H	14
External	INT3 🗸	(External interrupt 3)		ш	FFE2 _H	15
Internal	INTTC3	(TC3 interrupt)	$IMF \cdot EF_{14} = 1$	IL ₁₄	TTL2H	15
External	INT5	(External interrupt 5)	$IMF \cdot EF_{15} = 1$		FFE0 _H	Low 16
Internal	INTTC5	(TC5 interrupt)		IL ₁₅	FFEOH	LUW 10

Table 1.5.1 Interrupt Sources

Note 1: The following interrupt factors share their interrupt source; the factor is selected on the register INTSEL.

1. INTRXD and INTSIO0 share the source whose priority is 10.

2. INTTXD and INTSIO1 share the source whose priority is 11.

3. INT3 and INTTC3 share the source whose priority is 15.

4. INT5 and INTTC5 share the source whose priority is 16.

Note 2: To use the watchdog timer interrupt (INTWDT), clear WDTCR1<WDTOUT> to "0" (It is set for the "Reset request" after reset is released). For details, see 2.5 "Watchdog Timer".

Note 3: To use the address trap interrupt (INTATRAP), clear WDTCR1<ATOUT> to "0" (It is set for the "Reset request" after reset is released). For details, see 2.5.5 "Address Trap".



Under development

86CM25A-32

(1) Interrupt latches (IL₁₅ to IL₂)

An interrupt latch is provided for each interrupt source, except for a software interrupt. When interrupt request is generated, the latch is set to "1", and the CPU is requested to accept the interrupt if its interrupt is enabled. All interrupt latches are initialized to "0" during reset.

The interrupt latches are located on address 003CH and 003DH in SFR area. Except for IL3 and IL2, each latch can be cleared to "0" individually by instruction. (However, the read-modify-write instructions such as bit manipulation or operation instructions cannot be used. Interrupt request would be cleared inadequately if interrupt is requested while such instructions are executed.) Thus interrupt request can be canceled/initialized by software.

Interrupt latches are not set to "1" by an instruction. Since interrupt latches can be read, the status for interrupt requests can be monitored by software.

Note: When manipulating IL, clear IMF (to disable interrupts) beforehand.



(2) Interrupt enable register (EIR)

a

The interrupt enable register (EIR) enables and disables the acceptance of interrupts, except for the non-maskable interrupts (Software interrupt, undefined instruction interrupt, address trap interrupt and watchdog interrupt). Non-maskable interrupt is accepted regardless of the contents of the EIR.

The EIR consists of an interrupt master enable flag (IMF) and the individual interrupt enable flags (EF). These registers are located on address 003AH and 003BH in SFR area, and they can be read and written by instructions (including read-modify-write instructions such as bit manipulation or operation instructions).

Interrupt master enable flag (IMF)

The interrupt enable register (IMF) enables and disables the acceptance of the whole maskable-interrupt. While IMF = "0", all maskable interrupts are not accepted regardless of the status on each individual interrupt enable flag (EF). By setting IMF to "1", the interrupt becomes acceptable if the individuals are enabled. When an interrupt is accepted, IMF is cleared to "0" after the latest status on IMF is stacked. Thus the maskable interrupts which follow are disabled. By executing return interrupt instruction [RETI/RETN], the stacked data, which was the status before interrupt acceptance, is loaded on IMF again.

The IMF is located on bit0 in EIRL (Address: 003AH in SFR), and can be read and written by an instruction. The IMF is normally set and cleared by [EI] and [DI] instruction respectively. During reset, the IMF is initialized to "0", and maskable interrupts are not accepted until it is set to "1".

b. Individual interrupt enable flags (EF_{15} to EF_4)

Each of these flags enables and disables the acceptance of its maskable interrupt. Setting the corresponding bit of an individual interrupt enable flag to "1" enables acceptance of its interrupt, and setting the bit to "0" disables acceptance. The individual interrupt enable flags (EF_{15} to EF_4) are located on EIRL to EIRH (Address: 003AH to 003BH in SFR), and can be read and written by an instruction. During reset, all the individual interrupt enable flags (EF_{15} to EF_4) are initialized to "0" and all maskable interrupts are not accepted until they are set to "1".

Note: Before manipulating EF, be sure to clear IMF (Interrupt disabled). Then set IMF newly again after operating on the interrupt enables flag (EF). Normally, IMF is clear to "0" automatically on service routine. When IMF is set to "1" for using a multiple interrupt on service routine, be sure to process as is the case with EF.



Interrupt Latch	nes						
ILH, ILL	15 14	13 12 11	10 9 8 7		2 1 0		
(003CH, 003D	(H) $\left[\frac{ L_{15} L_{14} }{ L_{15} } \right]$	IL ₁₃ IL ₁₂ IL ₁₁	IL ₁₀ IL ₉ IL ₈ IL		<u></u>		
		ILH (003DH)		ILL (003CH)			
				(Initial value: 0000	0000 000000**)		
			at RD	at WR	1) R/W		
				No interrupt request Clears the interrupt request (Note 1)			
			1: Interrupt request	(Interrupt latch is not set.)			
	Note 1: IL ₂ an	d IL ₃ are prohibited fron	n clearing.	$\overline{(1)}$			
	Note 2: When	manipulating IL, clear II	MF (to disable interrupts)	beforehand.			
	Note 3: Do no	t clear IL with read-mod	ify-write instructions such	as bit operations.			
Interrupt Enab	le Registers			$\langle \bigcirc \rangle$			
	15 14	13 12 11	10 9 8 7	6 5 4 3	2 1 0		
EIRH, EIRL (003AH, 003B		4 EF ₁₃ EF ₁₂ EF ₁₁	EF ₁₀ EF ₉ EF ₈ EF	EF6 EF5 EF4	IMF		
		EIRH (003BH)		EIRL (003AH)			
		· · · · · · · · · · · · · · · · · · ·	(0	(Initial value: 00000	000 00000***0)		
				\bigcirc \diamond \bigcirc	$\hat{\mathbf{D}}$		
		Individual-interrupt	0. Disable the accepta	nce of each maskable interrupt.	//		
	EF ₁₅ to EF ₄	enable flag (specified		nce of each maskable interrupt.			
		for each bit)			R/W		
	IMF	Interrupt master enable		nce of all maskable interrupts.			
		liag		nce of all maskable interrupts.			
		n't care					
			IMF (to disable interrupts)	beforehand.			
	Note 3: Do no	t set IMF to "1" simultan	eously with EF15 to EF4.				

Figure 1.5.2 Interrupt Latch (IL), Interrupt Enable Registers (EIR)

(3) Selecting interrupt factor (INTSEL)

Each interrupt factor, that shares its interrupt source with other factors, enables its interrupt latch (IL) only if it is selected on INTSEL. The interrupt controller does not hold the interrupt request, while the factor generates the interrupt request is not selected on INTSEL. Therefore, set INTSEL appropriately before interrupt factors arises.

					/					
nterrupt sourc	e selector	\subseteq	(7)							
INTSEL	(7)	6 5	4	3	2	1	0			
(003E _H)		L9ER IL10ER		- 1		IL14ER	IL15ER	(Initial value:	*00* **00)	
	\sim	$\langle \rangle$	())							
$\langle -$	IL9ER	Alternative of IN			0: INT	RXD				
	ILJER	Alternative of in	IT RAD OF IN	3100	1: INT	SIO0				
	IL10ER	Alternative of IN			0: INTTXD					
	TLIULK	Alternative of IN		301	1: INT	SIO1				
	IL14ER	Alternative of IN	IT3 or INITTO	2	0: INT	3				R/W
		Alternative of IN		,5	1: INTTC3					10,00
	IL15ER	Alternative of IN		25	0: INT	5				
				55	1: INT	TC5				



1.5.1 Interrupt Sequence

An interrupt request, which raised interrupt latch, is held, until interrupt is accepted or interrupt latch is cleared to "0" by resetting or an instruction. Interrupt acceptance sequence requires 8 machine cycles (4 μ s at 8.0 MHz) after the completion of the current instruction. The interrupt service task terminates upon execution of an interrupt return instruction [RETI] (for maskable interrupts) or [RETN] (for non-maskable interrupts).

Figure 1.5.4 shows the timing chart of interrupt acceptance processing.

- (1) Interrupt acceptance processing is packaged as follows.
 - 1. The interrupt master enable flag (IMF) is cleared to "0" in order to disable the acceptance of any following interrupt.
 - 2. The interrupt latch (IL) for the interrupt source accepted is cleared to "0".
 - 3. The contents of the program counter (PC) and the program status word, including the interrupt master enable flag (IMF), are saved (Pushed) on the stack in sequence of PSW + IMF, PCH, PCL. Meanwhile, the stack pointer (SP) is decremented by 3.
 - 4. The entry address (Interrupt vector) of the corresponding interrupt service program, loaded on the vector table, is transferred to the program counter.
 - 5. The instruction stored at the entry address of the interrupt service program is executed.
 - Note: When the contents of PSW are saved on the stack, the contents of IMF are also saved.



Figure 1.5.4 Timing Chart of Interrupt Acceptance/Return Interrupt Instruction





A maskable interrupt is not accepted until the IMF is set to "1" even if the maskable interrupt higher than the level of current servicing interrupt is requested.

In order to utilize nested interrupt service, the IMF is set to "P" in the interrupt service program. In this case, acceptable interrupt sources are selectively enabled by the individual interrupt enable flags.

To avoid overloaded nesting, clear the individual interrupt enable flag whose interrupt is currently serviced, before setting IMF to "1". As for non-maskable interrupt, keep interrupt service shorter compared with length between interrupt requests; otherwise the status cannot be recovered as non-maskable interrupt would simply nested.

(2) Saving/restoring general-purpose registers

During interrupt acceptance processing, the program counter (PC) and the program status word (PSW, includes IMF) are automatically saved on the stack, but the accumulator and others are not. These registers are saved by software if necessary. When multiple interrupt services are nested, it is also necessary to avoid using the same data memory area for saving registers. The following methods are used to save/restore the general-purpose registers.

a. Using PUSH and POP instructions

To save only a specific register, PUSH and POP instructions are available.



b. Using data transfer instructions

To save only a specific register without nested interrupts, data transfer instructions are available.





(3) Interrupt return

Interrupt return instructions [RETI]/[RETN] perform as follows.



As for Address Trap interrupt (INTARTAP), it is required to alter stacked data for program counter (PC) to restarting address, during interrupt service program. Otherwise returning interrupt causes INTATRAP again. When interrupt acceptance processing has completed, stacked data for PCL and PCH are located on address (SP + 1) and (SP + 2) respectively.

Note: If [RETN] is executed with the above data unaltered, the program returns to the address trap area and INTATRAP occurs again.

Example 1: Returning from address trap interrupt (INTATRAP) service program PINTxx: POP WA ; Recover SP by 2.

PINTxx:	POP	WA	;	Recover SP by 2.
	LD	WA, Return Address	;	
	PUSH	WA	;	Alter stacked data.
	(interrupt p	rocessing)	;	RETURN
	RETN			
•	Restarting with	0 1 (s case	e, PSW (includes IMF) before interrupt
PINTxx:	INC	SP	;	Recover SP by 3.

INC	01
INC	SP
INC	SP
(interrupt pro	ocessing)
LD	EIRL, data
JP	Restart Address

Set IMF to "1" or clear it to "0". Jump into restarting address.

Note: It is recommended that stack pointer be return to rate before INTATRAP (Increment 3 times), if return interrupt instruction [RETN] is not utilized during interrupt service program under INTATRAP (such as Example 2).

Interrupt requests are sampled during the final cycle of the instruction being executed. Thus, the next interrupt can be accepted immediately after the interrupt return instruction is executed.

Note: When the interrupt processing time is longer than the interrupt request generation time, the interrupt service task is performed but not the main task.

1.5.2 Software Interrupt (INTSW)

Executing the [SWI] instruction generates a software interrupt and immediately starts interrupt processing (INTSW is highest prioritized interrupt).

Use the [SWI] instruction only for detection of the address error or for debugging.

(1) Address error detection

FF_H is read if for some cause such as noise the CPU attempts to fetch an instruction from a non-existent memory address during single chip mode. Code FF_H is the SWI instruction, so a software interrupt is generated and an address error is detected. The address error detection range can be further expanded by writing FF_H to unused areas of the program memory. Address-trap reset is generated in case that an instruction is fetched from RAM or SFR areas.

(2) Debugging

Debugging efficiency can be increased by placing the SWI instruction at the software break point setting address.

1.5.3 Undefined Instruction Interrupt (INTUNDEF)

Taking code which is not defined as authorized instruction for instruction causes INTUNDEF. INTUNDEF is generated when the CPU fetches such a code and tries to execute it. INTUNDEF is accepted even if non-maskable interrupt is in process. Contemporary process is broken and INTUNDEF interrupt process starts, soon after it is requested.

Note: The undefined instruction interrupt (INTUNDEF) forces CPU to jump into vector address, as software interrupt (SWI) does.

1.5.4 Address Trap Interrupt (INTATRAP)

Fetching instruction from unauthorized area for instructions (Address trapped area) causes reset-output or address trap interrupt (INTATRAP). INTATRAP is accepted even if non-maskable interrupt is in process. Contemporary process is broken and INTATRAP interrupt process starts, soon after it is requested.

Note: The operating mode under address trapped, whether to be reset-output or interrupt processing, is selected on watchdog timer control register (WDTCR).

1.5.5 External Interrupts

The TMP86CM25A has five external interrupt inputs. These inputs are equipped with digital noise reject circuits. (Pulse inputs of less than a certain time are eliminated as noise.)

Edge selection is also possible with INT1 to INT3. INT0 /P63 pin can be configured as either an external interrupt input pin or an input/output port, and is configured as an input port during reset.

Edge selection, noise reject control and $\overline{INT0}$ /P63 pin function selection are performed by the external interrupt control register (EINTCR).

Source	Pin	Secondary Function Pin	Enable Conditions	Edge	Digital Noise Reject
INTO	INTO	P63/AIN3	IMF = 1, EF ₄ = 1, INT0EN = 1	Falling edge	Pulses of less than 2/fc [s] are eliminated as noise. Pulses of 7/fc [s] or more are considered to be signals. In the SLOW or the SLEEP mode, pulses of less than 1/fs [s] are eliminated as noise. Pulses of 3.5/fs [s] or more are considered to be signals.
INT1	MUL4 (Note 4)	P12/SEG54 or P34/COM5	IMF∙EF ₅ = 1	Falling edge	Pulses of less than 15/tc or 63/tc [s] are eliminated as noise. Pulses of 49/tc or 193/tc [s] or more are considered to be signals. In the SLOW or the SLEEP mode, pulses of less than 1/ts [s] are eliminated as noise. Pulses of 3.5/ts [s] or more are considered to be signals.
INT2	MUL5 (Note 4)	P13/SEG55 or P35/COM6	IMF∙EF ₇ = 1	or Rising edge	Pulses of less than 7/fc [s] are eliminated as noise. Pulses of 25/fc [s] or more are considered to be signals. In the SLOW or the SLEEP mode, pulses of
INT3	MUL6 (Note 4)	P14/SEG56 or P36/COM7	IMF∙EF ₁₄ = 1 IL14ER=0		less than 1/fs [s] are eliminated as noise. Pulses of 3.5/fs [s] or more are considered to be signals.
INT5	INT5	P20/ STOP	IMF·EF ₁₅ = 1 IL15ER=0	Falling edge	Pulses of less than 2/fc [s] are eliminated as noise. Pulses of 7/fc [s] or more are considered to be signals. In the SLOW or the SLEEP mode, pulses of less than 1/fs [s] are eliminated as noise. Pulses of 3.5/fs [s] or more are considered to be signals.

Table 1.5.2 External Interrupts

Note 1: If a noiseless signal is input to the external interrupt pin in the NORMAL 1/2 or IDLE 1/2 mode, the maximum time from the edge of input signal until the IL is set is as follows: (1) INT1 pin 55/fc [s] (INT1NC = 1), 199/fc [s] (INT1NC = 0)

(2) INT2, INT3 pin

31/fc [s]

- Note 2: Even if the falling edge of $\overline{INT0}$ pin input is detected at INT0EN = 0, the interrupt latch IL₄ is not set.
- Note 3: When data changed and did a change of I/O when used external interrupt ports as a normal ports, interrupt request signal occurs incorrectly. Handling of prohibition of interrupt enable register (EIR) is necessary.

Note 4: MUL4 to MUL6 it interrupt input can be changed by the MULSEL register.

Note 5: The maximum time from modifying INT1NC until a noise reject time is changed is 2⁶/fc

External Interr EINTCR	rupt Control I	Register 6 5 4 3	2 1 0			
	INTINC IN	NTOEN	BES INT2ES INT1ES (Initial value: 00** 000*)			
	$ \geq $					
		Naisa reject time calest	0: Pulses of less than 63/fc [s] are eliminated as noise			
	INT1NC	Noise reject time select	1: Pulses of less than 15/fc [s] are eliminated as noise			
			0: P63 input/output port			
	INT0EN	P63/INT0 pin configuration	1: INTO pin (Port P63 should be set to an input mode)	R/W		
	INT3ES		0 Distance days			
	INT2ES	INT3 to INT1 edge select	0: Rising edge 1: Falling edge			
	INT1ES	U U				
	Note 1: fc	: High-frequency clock [Hz], *: D	on't care			
	Note 2: W	hen the system clock frequency	is switched between high and low or when the external interru	pt control		
	re	gister (EINTCR) is overwritten,	the noise canceller may not operate normally. It is recomme	nded that		
		o ()	ing the interrupt enable register (EIR).			

Figure 1.5.6 External Interrupt Control Register

1.6 Reset Circuit

The TMP86CM25A has four types of reset generation procedures: an external reset input, an address trap reset, a watchdog timer reset and a system clock reset.

Since the reset circuit has an 11-stage counter for generation of Flash reset, which is the reset counter for stabilizing of the power supply for Flash, the reset period is 2^{10} /fc [s] (64 µs at 16.0 MHz).

The malfunction reset circuit such as watchdog timer reset, address trap reset and system clock reset is not initialized when power is turned on. The reset operation occur for the maximum 24/fc [s] (1.5 µs at 16.0 MHz) when power is turned on.

Therefore, the maximum reset period is 24/fc [s] + 2^{10} /fc [s] (65.5 µs at 16.0 MHz).

Table 1.6.1 shows on-chip hardware initialization by reset action.

Note: The Flash reset function is included in mask-ROM "A" version (TMP86CM25A) for keeping the compatibility with Flash products (TMP86FM25).

On-chip Hardware		Initial Value	On-chip Hardware	Initial Value	
Program counter	(PC)	(FFFEH)			
Stack pointer	(SP)	Not initialized	Prescaler and Divider of timing	0	
General-purpose registers (W, A, B, C, D, E, H, L, IX, IY)		Not initialized	generator	,	
Jump status flag	(JF)	Not initialized	Watchdog timer	Enable	
Zero flag	(ZF)	Not initialized			
Carry flag	(CF)	Not initialized			
Half carry flag	(HF)	Not initialized	Output latches of I/O ports	Refer to I/O port	
Sign flag	(SF)	Not initialized	Output latenes of VO ports	circuitry	
Overflow flag	(VF)	Not initialized			
Interrupt master enable flag	(IMF)	9			
Interrupt individual enable flags	(EF)	0	Control registers	Refer to each of	
Interrupt latches	(IL))) 0 /	Control registers	control register	
			RAM	Not initialized	

Table 1.6.1 Initializing Internal Status by Reset Action

1.6.1 External Reset Input

The RESET pin contains a Schmitt trigger (Hysteresis) with an internal pull-up resistor. When the RESET pin is held at "L" level for at least 3 machine cycles (12/fc [s]) with the power supply voltage within the operating voltage range and oscillation stable, a reset is applied and the internal state is initialized.

When 2^{10} /fc (65.5 μ s at 16 MHz) period passes after the RESET pin input goes high, the reset operation is released and the program execution starts at the vector address stored at addresses FFFEH to FFFFH.





1.6.2 Address-trap-reset

If the CPU should start looping for some cause such as noise and an attempt be made to fetch an instruction from the on-chip RAM (when WDTCR1<ATAS> is set to "1"), DBR or the SFR area, address-trap-reset and the Flash reset will be generated. The reset time is maximum 24/fc [s] + $2^{10}/\text{fc}$ [s] (65.5 µs at 16.0 MHz).





Note: The operating mode under address trapped is alternative of reset or interrupt. Address trap or no address trap can be selected by WDTCR1<ATAS> for the internal RAM.

1.6.3 Watchdog Timer Reset

Refer to Section 2.5 "Watchdog Timer".

1.6.4 System-clock-reset

If the condition as follows is detected, the system clock reset occurs automatically to prevent dead lock of the CPU (The oscillation is continued without stopping).

- In case of clearing SYSCR2<XEN> and SYSCR2<XTEN> simultaneously to "0".
- In case of clearing SYSCR2<XEN> to "0", when the SYSCR2<SYSCK> is "0".
- In case of clearing SYSCR2<XTEN> to "0", when the SYSCR2<SYSCK> is "1".

When the system clock reset is generated, the Flash reset is also generated. Therefore, the maximum reset period is 24/fc [s] + 2^{10} /fc [s] (65.5 µs at 16.0 MHz).



٦

2. On-Chip Peripherals Functions

2.1 Special Function Register (SFR)

The TMP86CM25A adopts the memory mapped I/O system, and all peripheral control and data transfers are performed through the special function register (SFR) or the data buffer register (DBR). The SFR is mapped on address 0000_H to 003F_H, DBR is mapped on address 0F00_H to 0FFF_H.

Figure 2.1.1 to Figure 2.1.2 indicate the special function register (SFR) and data buffer register (DBR) for TMP86CM25A.

Address	Read	Write	Address	Read	Write
0000 _Н	Reser	ved	0020 _H	ADCDR1 (AD result register 1)	
01	P1DR (P1 port	output latch)	21	ADCDR2 (AD result register 2)	
02	P2DR (P2 port	output latch)	22	Rese	erved
03	P3DR (P3 port	output latch)	23	Rese	erved
04	P3LCR (P3 segment/co	mmon output control)	24	L -/ -/ - 4 h =	erved
05	P5DR (P5 port	output latch)	25	UARTSR (UART status register)	UARTCR1 (UART control register
06	P6DR (P6 port	output latch)	26	<u> </u>	UARTCR2 (UART control register 2
07	P7DR (P7 port	output latch)	27	LCDCTL1 (LCD o	control register 1)
08	P1PRD (P1 terminal input)		28	LCDCTL2 (LCD o	control register 2)
09	P2PRD (P2 terminal input)	-	29	P1LCR (P1 segm	ent output control)
0A	P3PRD (P3 terminal input)	- (2A	P5LCR (P5 segm	ent output control)
0B	P5PRD (P5 terminal input)	- 20	2B	P7LCR (P7 segm	ent output control)
0C	P6CR (P6 port inpu	it/output control)	2C	PWREG3 (Tir	ner register 3)
0D	P7PRD (P7 terminal input)		2D	PWREG4 (Tir	ner register 4)
0E	ADCCR1 (AD cor	ntrol register 1)	2E	PWREG5 (Tir	ner register 5)
0F	ADCCR2 (AD cor	ntrol register 2)	2F	PWREG6 (Tir	ner register 6)
10	TREG1AL (Timer	register 1A low)	30	Rese	erved
11 [TREG1AM (Timer re	egister 1A middle)	31	Rese	erved
12	TREG1AH (Timer I	egister 1A high)	32	Rese	erved
13	TREG1B (Time	register 1B)	33	Rese	erved
14	TC1CR1 (Timer co	Inter 1 control 1)	34		WDTCR1 (Watchdog timer control
15	TC1CR2 (Timer co	unter 1 control 2)	7/35	-	WDTCR2 (Watchdog timer control
16	TC1SR (TC1 status)	\	36	TBTCR (TBT/T	G/DVO control)
17	Reser	ved	37	EINTCR (Externa	l interrupt control)
18	TC3CR (Timer co	unter 3 control)	38	SYSCR1 (Sys	tem control 1)
19	TC4CR (Timer co	unter 4 control)	39	SYSCR2 (Sys	tem control 2)
1A	TC5CR (Timer co	unter 5 control)	3A	EIR _L (Interrupt	enable register)
1B	TC6CR (Timer co	unter 6 control)	3B	EIR _H (Interrupt	enable register)
1C	TTREG3 (Time	er register 3)	3C	IL _L (Interr	upt latch)
1D	TTREG4 (Time	er register 4)	3D	IL _H (Inter	
1E	TTREG5 (Time		3E	INTSEL (Interrup	
	TTREG6 (Time		3F	PSW (Program	
	Note 1: Do not access rese	rved areas by the program	<u>.</u>		
	Note 2: -: Cannot be acces	, , , ,			
	Note 3: Write-only registers	and interrupt latches c	annot use	the read-modify-write instr	ructions (Bit manipulation
	, ,	SET, CLR, etc. and logic			· ·

Figure 2.1.1 The Special Function Register (SFR) for TMP86CM25A



Figure 2.1.2 The Data Buffer Register (DBR) for TMP86CM25A

2.2 I/O Ports

The TMP86CM25A has 6 parallel input/output ports (42 pins) as follows.

	Primary Function	Secondary Functions
Port P1	8-bit I/O port	External interrupt input, serial interface input/output, UART input/output and segment output.
Port P2	3-bit I/O port	Low-frequency resonator connections, external interrupt input, STOP mode release signal input.
Port P3	7-bit I/O port	Timer/counter input/output, divider output and segment/common output.
Port P5	8-bit I/O port	Segment output.
Port P6	8-bit I/O port	Analog input, external interrupt input, timer/counter input and STOP mode release signal input.
Port P7	8-bit I/O port	Timer/counter input/output, divider output and common output.

Each output port contains a latch, which holds the output data. All input ports do not have latches, so the external input data should be externally held until the input data is read from outside or reading should be performed several times before processing. Figure 2.2.1 shows input/output timing examples.

External data is read from an I/O port in the S1 state of the read cycle during execution of the read instruction. This timing cannot be recognized from outside, so that transient input such as chattering must be processed by the program.

Output data changes in the S2 state of the write cycle during execution of the instruction which writes to an I/O port.



Figure 2.2.1 Input/Output Timing (Example)

2.2.1 Port P1 (P17 to P10)

Port P1 is an 8-bit input/output port which is also used as an external interrupt input, serial interface input/output, UART input/output and segment output of LCD.

When used as segment pins of LCD, the respective bit of P1LCR should be set to "1".

When used as an input port or a secondary function pin (external interrupt input, serial interface input/output or UART input/output) except for segment, the respective output latch (P1DR) should be set to "1" and its corresponding P1LCR bit should be cleared to "0". When used as an output port, the corresponding P1LCR bit should be cleared to "0".

During reset, the P1DR is initialized to "1" and P1LCR is initialized to "0".

P1 port output latch (P1DR) and P1 port terminal input (P1PRD) are located on their respective address. When read the output latch data, the P1DR should be read and when read the terminal input data, the P1PRD register should be read. The P1PRD data of pin which is set as a segment output pin is always "0".



Figure 2.2.2 Port 1

2.2.2 Port P2 (P22 to P20)

Port P2 is a 3-bit input/output port.

It is also used as an external interrupt, a STOP mode release signal input, and low-frequency crystal oscillator connection pins. When used as an input port or a secondary function pins, respective output latch (P2DR) should be set to "1".

During reset, the P2DR is initialized to "1".

A low-frequency crystal oscillator (32.768 kHz) is connected to pins P21 (XTIN) and P22 (XTOUT) in the dual-clock mode. In the single-clock mode, pins P21 and P22 can be used as normal input/output ports.

It is recommended that pin P20 should be used as an external interrupt input, a STOP mode release signal input, or an input port. If it is used as an output port, the interrupt latch is set on the falling edge of the output pulse.

P2 port output latch (P2DR) and P2 port terminal input (P2PRD) are located on their respective address.

When read the output latch data, the P2DR should be read and when read the terminal input data, the P2PRD register should be read. If a read instruction is executed for port P2, read data of bits 7 to 3 are unstable.



Figure 2.2.3 Port 2

2.2.3 Port P3 (P36 to P30)

Port P3 is a 7-bit input/output port which is also used as an external interrupt input, timer/counter input/output, divider output and segment/common output of LCD.

When used as segment/common pins of LCD, the respective bit of P3LCR should be set to "1".

When used as an input port or a secondary function pin (External interrupt input, timer/counter input/output) except for segment/common, the respective output latch (P3DR) should be set to "1" and its corresponding P3LCR bit should be cleared to "0".

When used as an output port, the corresponding P3LCR bit should be cleared to "0". During reset, the P3DR is initialized to "1" and P3LCR is initialized to "0".

P3 port output latch (P3DR) and P3 port terminal input (P3PRD) are located on their respective address. When read the output latch data, the P3DR should be read and when read the terminal input data, the P3PRD register should be read. The P3PRD data of pin which is set as a segment output pin is always "0".

If a read instruction is executed for port P3DR and P3LCR, read data of bit7 is unstable.



Figure 2.2.4 Port 3

2.2.4 Port P5 (P57 to P50)

Port P5 is an 8-bit input/output port which is also used as a segment output of LCD. When used as segment pins of LCD, the respective bit of P5LCR should be set to "1". When used as an input port, the respective output latch (P5DR) should be set to "1" and its corresponding P5LCR bit should be cleared to "0".

When used as an output port, the corresponding P5LCR bit should be cleared to "0". During reset, the P5DR is initialized to "1" and P5LCR is initialized to "0".

P5 port output latch (P5DR) and P5 port terminal input (P5PRD) are located on their respective address. When read the output latch data, the P5DR should be read and when read the terminal input data, the P5PRD register should be read. The P5PRD data of pin which is set as a segment output pin is always "0".



2.2.5 Port P6 (P67 to P60)

Port P6 is an 8-bit input/output port which can be configured as an input or an output in one-bit unit. Port P6 is also used as an analog input, key-on wakeup input, timer/counter input and external interrupt input. Input/output mode is specified by the P6 control register (P6CR) and the P6 output latch (P6DR). During reset, P6CR and P6DR are initialized to "0". At the same time, the input data of pins P67 to P60 are fixed to "0". To use port P6 as an input port, external interrupt input, timer/counter input or key-on wakeup input, set data of P6DR to "1" and clear P6CR to "0". To use it as an output port, set data of P6DR to "0" and P6CR to "0", and start the AD. It is the penetration electric current measures by the analog voltage.

Pins not used for analog input can be used as I/O ports. During AD conversion, output instructions should not be executed to keep a precision. In addition, a variable signal should not be input to a port adjacent to the analog input during AD conversion.

When the AD converter is in use (P6DR = 0), bits mentioned above are read as "0" by executing input instructions.



Figure 2.2.6 Port 6 and P6CR

2.2.6 Port P7 (P77 to P70)

Port P7 is an 8-bit input/output port which is also used as an external interrupt input, serial interface input/output, timer/counter input/output, divider output and common output of LCD.

When used as common pins of LCD, the respective bit of P7LCR should be set to "1".

When used as an input port or a secondary function pin (external interrupt input, serial interface input/output, timer/counter input/output or divider output) except for common, the respective output latch (P7DR) should be set to "1" and its corresponding P7LCR bit should be cleared to "0".

When used as an output port, the corresponding P7LCR bit should be cleared to "0".

During reset, the P7DR is initialized to "1" and P7LCR is initialized to "0".

P7 port output latch (P7DR) and P7 port terminal input (P7PRD) are located on their respective address. When read the output latch data, the P7DR should be read and when read the terminal input data, the P7PRD register should be read. The P7PRD data of pin which is set as a segment output pin is always "0".



Figure 2.2.7 Port 7

2.3 Multi Function Register

With function pins assigned as MUL6 to MUL0, the port to be used can be switched by MULSEL.

MULSEL										
(0FC0 _H)	[MUL6	MUL5	MUL4	MUL3	MUL2	MUL1	MUL0	(Initial value: 0000 0000))
	MUL6	IN	T3 function	n pin sele	ct			0: P14		
								1: P36		
	MUL5	IN	T2 function	n pin sele	ct			0: P13		
								1: P35		
	MUL4	IN	T1 function	n pin sele	ct			0: P12		
								1: P34		
	MUL3	PP	GG, PWM	6, PDO6	, TC6 fun	ction pin s	select	0: P33	\bigcirc	R/W
								1: P74		1.7.0.0
	MUL2	PP	G4, PWM	4, PDO4	, TC4 fun	ction pin s	select 🏼 🎸	0: P32	$> \qquad \downarrow (\)$	\geq
								1: P73		\sim
	MUL1	PP	G3, PWM	3 , TC3 fu	unction pir	n select	(\mathcal{O})	0: P31	$\langle \mathcal{D} \rangle$	
								1: P72	\diamond	
	MUL0	DV	0 functio	n pin sele	ect	(\sim	0: P30		
						21	$\langle \rangle$	1: P71	C	
						20	$\overline{}$			

Figure 2.3.1 Multi Function Register

2.4 Time Base Timer (TBT)

The time base timer generates time base for key scanning, dynamic displaying, etc. It also provides a time base timer interrupt (INTTBT).

An INTTBT is generated on the first falling edge of source clock (The divider output of the timing generator) after the time base timer has been enabled. The divider is not cleared by the program; therefore, only the first interrupt may be generated ahead of the set interrupt period (Figure 2.4.1 (b)).

The interrupt frequency (TBTCK) must be selected with the time base timer disabled. (The interrupt frequency must not be changed with the disable from the enable state.) Both frequency selection and enabling can be performed simultaneously.



TBTCR	7	6	5	4	3		2	1	0	_			
(0036 _H)	(DVOEN)	(DV	рск)	(DV7CK)	TBTI	ΞN	1	TBTCK	1	(Initial value: 0000 0000)			
	TBTEN	-	base time	r		0: Dis							
		enable	nable/disable				able						
							NORM	1AL1/2,	IDLE1/2 m	ode SLOW, SLEEP mode			
		-						\backslash	DV7C	CK = 0	DV7CK	= 1	
						000	fc/	2 ²³	fs/215	fs/2 ¹⁵			
		0				001	fc/	2 ²¹	fs/2 ¹³	fs/2 ¹³	R/W		
	твтск	Time I	base time	r interrupt		010	fc/	2 ¹⁶	fs/2 ⁸	-	R/VV		
	IDICK	freque	ency selec	rt [Hz]		011	fc/	2 ¹⁴	(fs/2 ⁶	$(\langle \langle \rangle \rangle) =$			
						100	fc/	2 ¹³	fs/2 ⁵				
						101	fc/	2 ¹²	fs/24	-			
					1	110	fc/	2 ¹¹	fs/2 ³	–			
						111	fc/	′2 ⁹	fs/2				
	Note: fo	c: High-f	requency	clock [Hz], fs: L	.ow-fre	quency	clock [H	lz], *: Don't	t care	2		

Figure 2.4.2 Time Base Timer Control Register

Table 2.4.1 Time Base Timer Interrup	t Frequency (Example: fc =	= 16 MHz, fs = 32.768 kHz)
--------------------------------------	----------------------------	----------------------------

	Time Base Timer Interrupt Frequency [Hz]								
твтск	NORMAL1/2,	SLOW, SLEEP							
	DV7CK = 0	DV7CK = 1	Mode						
000	1.91		1						
001	7.63	4	// 4						
010	244.14	128	- /						
011	976.56	512	~ -						
100	1953.13	1024	-						
101	3906.25	2048	-						
110	7812.5	4096	-						
/11	31250	16384	-						

2.5 Watchdog Timer (WDT)

The watchdog timer is a fail-safe system to rapidly detect the CPU malfunctions such as endless looping caused by noise or the like, or deadlock and resume the CPU to the normal state.

The watchdog timer signal for detecting malfunction can be selected either a "reset generate" or a non-maskable "interrupt request". However, selection is possible only once after reset. At first the "reset generate" is selected.

When the watchdog timer is not being used for malfunction detection, it can be used as a timer to generate an interrupt at fixed intervals.

Note: Care must be given in system design so as to protect the Watchdog timer from disturbing noise. Otherwise the watchdog timer may not fully exhibit its functionality.



2.5.1 Watchdog Timer Configuration

Figure 2.5.1 Watchdog Timer Configuration

2.5.2 Watchdog Timer Control

Figure 2.5.2 shows the watchdog timer control registers (WDTCR1, WDTCR2). The watchdog timer is automatically enabled after reset.

(1) Malfunction detection methods using the watchdog timer

The CPU malfunction is detected as follows.

- 1. Setting the detection time, selecting output, and clearing the binary counter.
- 2. Repeatedly clearing the binary counter within the setting detection time

If the CPU malfunctions such as endless looping or deadlock occur for any cause, the watchdog timer output will become active at the rising of an overflow from the binary counters unless the binary counters are cleared. At this time, when WDTCR1<WDTOUT> = "1", a reset is generated and the internal hardware is reseted. When WDTCR1<WDTOUT> = "0", a watchdog timer interrupt (INTWDT) is generated.

The watchdog timer temporarily stops counting in STOP mode including warm-up or IDLE mode, and automatically restarts (Continues counting) when the STOP/IDLE mode is released.

Note: The watchdog timer consists of an internal divider and a two-stage binary counter. When clear code 4E_H is written, only the binary counter is cleared, not the internal divider. Depending on the timing at which clear code 4E_H is written on the WDTCR2 register, the overflow time of the binary counter may be at minimum 3/4 of the time set in WDTCR1<WDTT>. Thus, write the clear code using a shorter cycle than 3/4 of the time set in WDTCR1<WDTT>.

Example: Sets the watchdog timer detection time to 2^{21} /fc [s] and resets the CPU malfunction.



-		2 2	1 0					
<u> </u>			-) (Initial value: **11 1001)			
WDTEN Watchdog timer enable/disable 0: Disable (It is necessary to write the disable code to WDTCR2) 1: Enable NOPMAL 1/2 mode SI OW								
WDTT	Watchdog timer detection time [s]	00 01 10 11	$\begin{array}{l} \text{NORMAL} \\ \text{DV7CK} = 0 \\ 2^{25} / \text{fc} \\ 2^{23} / \text{fc} \\ 2^{21} / \text{fc} \\ 2^{19} / \text{fc} \end{array}$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $				
WDTOUT	Watchdog timer output select	0: Interrupt reques 1: Reset generate						
 Note 3: WDTCR1 is a write-only register and must not be used with any of read-modify-write instructions. Note 4: The watchdog timer must be disabled or the counter must be cleared immediately before entering to the STOP mode. When the counter is cleared, the counter must be cleared again immediately after releasing the STOP mode. Note 5: To disable the watchdog timer, always write "4E_H" (Clear code) to WDTCR2 for clearing the binary counter before writing "0" to WDTEN, and then write "B1_H" (Disable code) to WDTCR2. Also, immediately before these procedures, disable the interrupt mater flag (IMF) by DI instruction. 								
7	6 5 4	3 2) (Initial value: **** ****)				
(0035_{H}) $WDTCR2$ $Watchdog timer controlcode write register$ $4E_{H}: Watchdog timer binary counter clear (Clear code)B1_{H}: Watchdog timer disable (Disable code)D2_{H}: Enable assigning address trap areaOthers: Invalid Note 1: The disable code is invalid unless written when WDTCR1 = 0.Note 2: *: Don't careNote 3: The binary counter of the watchdog timer must not be cleared by the interrupt task.Note 4: Write clear code 4E_{H} within 3/4 of the time set in WDTCR1.$								
	7 WDTEN WDTT WDTOUT Note 1: WDTOUT Note 2: fc Note 3: W Note 3: W Note 4: Th State Mote 5: To Mote 5: To WDTCR2 Note 1: Th Note 1: Th Note 1: Th Note 2: *:	(ATAS) (ATOUT) W WDTEN Watchdog timer enable/disable Image: Construct of the section time section tinteres sectin time sectin time section tinteres section time secti	7 6 5 4 3 2 (ATAS) (ATOUT) WDTEN WDTT WDTEN Watchdog timer enable/disable 0: Disable (It is ner 1: Enable WDTT Watchdog timer detection time [s] 00 MDTU Watchdog timer detection time [s] 01 WDTOUT Watchdog timer output select 0: Interrupt reques 1: Reset generate Note 1: WDTOUT cannot be set to "1" by program after cleat Note 2: fc: High-frequency clock [Hz], fs: Low-frequency cloot Note 3: Note 1: WDTCR1 is a write-only register and must not be us Note 4: The watchdog timer must be disabled or the count STOP mode. Note 4: The watchdog timer must be disabled or the count sTOP mode. MDTEN, and then write "B1H" (Also, immediately before these procedures, disable mer Register 2 7 6 5 4 2 Y 6 5 4 2 2 WDTCR2 Watchdog timer control code write register D2 _H : Enable ass Others: Invalid D2 _H : Enable ass Others: Invalid Note 1: The disable code is invalid unless written when WD Note 2: *: Don't care	7 6 5 4 3 2 1 0 (ATAS) (ATOUT) WDTEN WDTT WDTOUT WDTEN Watchdog timer enable/disable 0: Disable (It is necessary to write 1: Enable WDTT Watchdog timer detection time [s] 0: Disable (It is necessary to write 1: Enable WDTT Watchdog timer detection time [s] 00 2 ²⁵ /fc 10 WDTOUT Watchdog timer output select 0: Interrupt request 1: Reset generate Note 1: WDTOUT cannot be set to "1" by program after clearing WDTOUT Note 2: fc: High-frequency clock [Hz], fs: Low-frequency clock [Hz], *: Don' Note 3: WDTCR1 is a write-only register and must not be used with any of Note 4: The watchdog timer must be disabled or the counter must be clear STOP mode. Note 5: To disable the watchdog timer, always write "4EH" (Clear code) to W before writing "0" to WDTEN, and then write "B1H" (Disable code) to W before writing "0" to WDTEN, and then write "B1H" (Disable code) to W before writer register 7 6 5 4 2 1 WDTCR2 Watchdog timer control code write register 4EH: Watchdog timer disable (D 2H: Enable assigning address Others: Invalid Note 1: The disable code is invalid unless written when WDTCR1 WDTCR1	7 6 5 4 3 2 1 0 Image: Imag			

Figure 2.5.2 Watchdog Timer Control Registers

(2) Watchdog timer enable

The watchdog timer is enabled by setting WDTCR1<WDTEN> to "1". WDTCR1<WDTEN> is initialized to "1" during reset, so the watchdog timer operates immediately after reset is released.

(3) Watchdog timer disable

To disable the watchdog time, write "4EH" (Clear code) to WDTCR2 for clearing the binary counter before writing "0" to WDTCR1<WDTEN>, and then write "B1H" (Disable code) to WDTCR2. The watchdog timer is not disabled if this procedure is reversed and the disable code is written to WDTCR2 before WDTCR1<WDTEN> is cleared to "0". Also, immediately before these procedures, disable the interrupt master flag (IMF) by DI instruction. During disabling the watchdog timer, the binary counters are cleared to "0".

Example: Disables watchdog timer

DI	
LD	(WDTCR2), 4EH
LDW	(WDTCR1), 0B101H

 $\mathsf{IMF} \leftarrow \mathsf{0}$

Clear the binary counter.

WDTEN \leftarrow 0, WDTCR2 \leftarrow Disable code

```
Table 2.5.1 Watchdog Timer Detection Time (Example: fc = 16 MHz, fs = 32.768 kHz)
```

	Watchdog Timer Detection Time [s]								
WDTT	NORMAL	SLOW Mode							
	DV7CK = 0	DV7CK = 1	SLOWINDDe						
00	2.097	4	4						
01	524.288 m	1							
10	131.072 m	250 m	250 m						
11	32.768 m	62.5 m	62.5 m						

2.5.3 Watchdog Timer Interrupt (INTWDT)

This is a non-maskable interrupt which can be accepted regardless of the contents of the EIR. If a watchdog timer interrupt or a software interrupt is already accepted, however, the new watchdog timer interrupt waits until the previous interrupt processing is completed (The end of the [RETN] instruction execution).

The stack pointer (SP) should be initialized before using the watchdog timer output as an interrupt source with WDTOUT.

Example: Watchdog timer interrupt setting up LD SP, 023FH

		$\langle \frown \rangle$
ID	(WDTCR1),	00001000B
	(

Sets the stack pointer. WDTOUT $\leftarrow 0$

2.5.4 Watchdog Timer Reset

If the watchdog timer reset request occur, a reset is generated and the internal hardware is reseted. When the watchdog timer reset is generated, the Flash reset is also generated. Therefore, the maximum reset period is 24/fc [s] + 2^{10} /fc [s] (65.5 µs at 16.0 MHz).

Note: The high-frequency clock oscillator also immediately turns on when a watchdog timer reset is generated in SLOW mode. In this case, the reset time may include a certain amount of error if there is any fluctuation of the oscillation frequency at starting the high-frequency clock oscillation. Therefore, the reset time must be considered an approximated value.





2.5.5 Address Trap

The watchdog timer control register 1, 2 shares its addresses with the control registers in case of address trap. These control registers for address trap are shown on Figure 2.5.4.



Figure 2.5.4 Watchdog Timer Control Registers

(1) Selection of address trap in internal RAM (ATAS)

Using WDTCR1<ATAS>, address trap or no address trap can be selected for the internal RAM area. To execute an instruction in the internal RAM area, set "0" in WDTCR1<ATAS>. Setting in WDTCR1<ATAS> becomes valid after control code D2H is written in WDTCR2. Executing an instruction in the SFR/DBR area generates an address trap unconditionally regardless of the setting in WDTCR1<ATAS>.

(2) Selection of operation at address trap (ATOUT)

As the operation at address trap either interrupt generation or reset generate can be selected by WDTCR1<ATOUT>.

2.6 Divider Output (DVO)

Approximately 50% duty pulse can be output using the divider output circuit, which is useful for piezoelectric buzzer drive. Divider output is from P30 or P71 pin. The selection of P30 or P71 is controlled by MULSEL<MUL0>. To output $\overline{\text{DVO}}$, the corresponding bit of output latch (P3DR or P7DR) should be set to "1".

Note: Selection of divider output frequency must be made while divider output is disabled. Also, in other words, when changing the state of the divider output frequency from enabled to disable, do not change the setting of the divider output frequency.



igure 2.6.2 Divider Outpu

2.7 18-Bit Timer/Counter (TC1)

2.7.1 Configuration



Figure 2.7.1 Timer/Counter 1

2.7.2 Control

The timer/counter 1 is controlled by timer/counter 1 control registers (TC1CR1/TC1CR2), an 18-bit timer register (TREG1A), and an 8-bit internal window gate pulse setting register (TREG1B).

Timer Register	(TREG1A)										
17 16	15 14	13 12	11 [·]	10 9	8 7	6 5	4 3	2 1	0		
TREG1A _H (0012 _H)		TREG1	A _M (0011 _H)				EG1AL (0010 _H				
Read/Write (Initial value: 00 0000 0000 0000 0000)											
Internal Windo	w Gate Puls	e Setting Regis	ster (TREG1	B)		($\overline{\partial h}$				
TREG1B 7 6 5 4 3 2 1 0											
(0013 _H)	1	Та		1	Τþ	(11	itial value: 000	00 0000)			
	WGPSCK NORMAL1/2, DLE1/2 Mode SLOW1/2 SLEEP1/2										
				WGF 3Ch	DV70	XK = 0 D	V7CK = 1	Mode			
	_	Setting "H" lev	el period of	00	(16 – Ta	1) $\times 2^{12}/\text{fc}$	(16 – Ta)				
	Та	the window ga				$1) \times 2^{13}/\text{fc}$ $1) \times 2^{14}/\text{fc}$	(16 – Ta) (16 – Ta)				
				00		$1) \times 2^{12}/\text{fc}$	(10 - Ta) (16 - Tb)		R/W		
	Tb	Setting "L" lev the window ga		01	(16 - Tt	$) \times 2^{13}$ /fc	(16 – Tb)	× 2⁵/fs			
				10	(16 – Tt) × 2 ¹⁴ /fc	(16 – Tb)	× 2º/fs			
	Note: WGP	SCK is bit3 and	l bit2 in TC1	CR2.	$\langle \langle \rangle \rangle$		()				
Timer/Counter		0		G		6	$\sum_{i=1}^{n}$				
TC1CR1	7	6 5	4	3	2 1	0)).				
(0014 _H)	TC1C	TC1S		TC1CK		<u>Ç1M</u> (Ir	itial value: 1	000 1000)			
	TC1C		((0:0	"1" is automati	w flag clear req cally set after c	uest learing.)				
						er clear and ove		r			
	TC1S	TC1 start c	ontrol	10: 5			- - -				
				// *1: F	Reserved			1			
		((770			DLE1/2 Mode	SLOW	SLEEP			
			$\langle O \rangle$	000:	DV7CK = 0	DV7CK = 1 fc	Mode fo (Note 1)	Mode			
				000.	fc	fs	fc (Note4)	_			
		TC1 source	e clock seled		fc/2 ²³	fs/2 ¹⁵	fs/2 ¹⁵	fs/2 ¹⁵	R/W		
	TC1CI	[Hz]		011:	fc/2 ¹³	fs/2 ⁵	fs/2 ⁵	fs/2 ⁵			
		\sim		100:	fc/2 ¹¹	fs/2 ³	fs/2 ³	fs/2 ³			
	\sim			101.	fc/27	fc/2 ⁷	-	-			
		\searrow	\bigwedge	110:	fc/2 ³	fc/2 ³	-	-			
			-4[111:		(ECIN pin inpu	ut)		_		
)			imer/Event coι Reserved	inter mode					
	TC1IV	TC1 mode	select			asurement mod	e				
		\square	\bigcirc		_	surement mode					
		fc: High-frequenc					compare functio	on is inhihited	until the		
high-byte (TREG1A _H) is written.											
Note 3: Set the mode and source clock, and edge (Selection) when the TC1 stops (TC1S = 00). Note 4: "fc" can be selected as the source clock only in the timer mode during SLOW mode and in the pulse width measure								surement			
mode during NORMAL 1/2 or IDLE 1/2 mode. Note 5: When a read instruction is executed to the timer register (TREG1A), the counter immediate value, not the regist								aister set			
value, is read out. Therefore it is impossible to read out the written value of TREG1A. To read the counter value, the instruction should be executed when the counter stops to avoid reading unstable value.											
	Note 6:	Set the timer regi	ster (TREG1A	A) to ≥ 1.		°,					
						de, set TC1CK (T clock select) to e		select) to inter	nal clock.		
	Note 9:	Because the read	l value is diffe	rent from the	written value, do	not use read-mod		ions to TREG1	A.		
		fc/2' and fc/2 ³ car The read data of				a "1" can not be w	ritten.)				

Figure 2.7.2 Timer Register/Window Gate Pulse Setting Register/Control Register of the TC1

Timer/Counter	r 1 Control	Reg	ister 2									
TC1CR2	7	6	5 5	4	3		2 1	0				
(0015 _H)	"0"		SĢP	SGEDG	WO	SPSCK	K TC6OUT	"0"	(Initial)	value: *00	000 000*)	
	00: ECNT input											
	SGF	01: Internal window gate pulse (TREG1B)										
	365		window gate	10: PWM6 / PDO6 / PPG6 (TC6) output								
						11:	Reserved		($\langle \bigcirc \rangle$	>	
	SGED)G	Window gate	e pulse inte	errupt	0:	Interrupts at the	e falling e	dge			
	OOLL		edge select			1:	Interrupts at the					-
							NORMAL1/2,			SLOW	SLEEP	
							DV7CK = 0	DV7C		Mode	Mode	R/W
	WGPS	СК	Window gate	e pulse sou	urce	00:	2 ¹² /fc		/fs	2 ⁴ /fs	2 ⁴ /fs	
			clock select			01:	2 ¹³ /fc	\sim	/fs	2 ⁵ /fs	2 ⁵ /fs	
						10:	2 ¹⁴ /fc		/fs	2 ⁶ /fs	2 ⁶ /fs	-
						11:	Reserved		~			
	TC6O	ιт	TC6 output (006 /		Output to MUL: selected by MU			r P74 outpu	it can be	
	1000	01	PPG6) exter	rnal output	select		No output to M)))		(\bigcirc)	\bigcirc	
	Note 1: fc	· Hic	h-frequency	clock [Hz]	fs: Low		ency clock [Hz]	_ · ·	care	977	O	11
							ction) when the	-		= 00)		
							G6 as window				te "0" to TC	SOUT.
			sure to write							Ì		
						()	\searrow	()	$(// \uparrow)$			
TC1 Status Re	egister				20			\sim	\mathbb{C}			
TC1SR	7	6		4	3	- <u>-</u>	2 1/	0				
(0016 _H)	HECF	HEC	DVF "0"	"0"	<u>"0"</u>	N.	0" "0"	<u>"0"</u>	(Initial)	value: 000	00 0000)	
		-		(())			/			
	HECF	0	perating State	us monitor			op (during Tb) c					
							der counting (d	luring Ia)				Read
	HEOVF	С	ounter overflo	ow monitor	ノ		overflow erflow status	>				only
			(-(.	7/~		1. 00	cillow status	/				

Figure 2.7.3 Control Register of the TC1/Status Register
2.7.3 Function

TC1 has four operating modes. The timer mode of the TC1 is used at warm-up when switching form SLOW mode to NORMAL2 mode.

(1) Timer mode

In this mode, counting up is performed using the internal clock. The contents of TREG1A are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared. Counting up resumes after the counter is cleared.

	Source Clock				olution	Maximum Time Setting	
NORMAL1/2,	IDLE1/2 Mode	CLOW/ Mada	SLEEP Mode	fc = 16 MHz	fs = 32.768 kHz	fa _ 10 Million	fa 00 700 kl la
DV7CK = 0	DV7CK = 1	SLOW Mode	SLEEP Mode	IC = 16 MHZ	IS = 32.708 KHZ	fc = 16 MHz	fs = 32.768 kHz
fc/2 ²³ [Hz]	fs/2 ¹⁵ [Hz]	fs/2 ¹⁵ [Hz]	fs/2 ¹⁵ [Hz]	0.52 [s]	1 [s]	38.2/[h]	72.8 [h]
fc/2 ¹³	fs/2 ⁵	fs/2 ⁵	fs/2 ⁵	512 [μs]	0.98 [ms]	2.2 [min]	4.3 [min]
fc/2 ¹¹	fs/2 ³	fs/2 ³	fs/2 ³	128 [μ s]	244 [μs] 🔷	0.6 [min]	1.07 [min]
fc/2 ⁷	fc/27	—	-	8 [ps]	<u> </u>	2.1 [s]	/ -
fc/2 ³	fc/2 ³	—	-	0.5 [μs]	- /	131.1 [ms]	_
fc	fc	fc (Note)	-	62.5 [ns]	- ((16.4 [ms]	-
fs	fs	—	—		30.5 [μs]	~	8 [s]

			\sim	
Table 2.7.1	Source Clock	(Internal clock)) of Time	er/Counter 1

Note: When fc is selected for the source clock in SLOW mode, the lower bits 11 of TREG1A is invalid, and a match of the upper bits 7 makes interrupts.



Figure 2.7.4 Timing Chart for Timer Mode

(2) Event counter mode

It is a mode to count up at the falling edge of the ECIN pin input. Both edges can not be used. The contents of TREG1A are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared. Counting up resumes for ECIN pin input edge each after the counter is cleared. The maximum applied frequency is fc/2⁴ [Hz] in NORMAL 1/2 or IDLE 1/2 mode and fs/2⁴ [Hz] in SLOW or SLEEP mode. Two or more machine cycles are required for both the "H" and "L" levels of the pulse width.



Figure 2.7.5 Pulse Width Measurement Mode Timing Chart

(3) Pulse width measurement mode

In this mode, pulse widths are counted on the falling edge of logical AND-ed product between ECIN pin input (Window pulse) and the internal clock. The internal clock is selected by TC1CK (Bit2, 3 and 4 in TC1CR1). An INTTC1 interrupt is generated at the falling edge of the window pulse or both rising and falling edges of the window pulse, that can be selected by SGEDG (Bit4 in TC1CR2). In the interrupt service program, read the contents of TREG1A while the count is stopped (ECIN pin is low), then clear the counter using TC1C (Bit7 in TC1CR1). When the counter is not cleared, counting up resumes by starting count-up. When TREG1A is counted up from 3FFFFH to 00000H, an overflow occurs. HEOVF (Bit6 in TC1SR) of the status register can monitor whether the overflows or not. HEOVF remains the old data until the counter is required to be cleared by TC1C.



Figure 2.7.6 Pulse Width Measurement Mode Timing Chart (TC1CR2<SGEDG> = "0")

Note 1: INTTC1 interrupt occurs when ECIN input is "1" and TC1S of TC1CR1 is written to "00". According to the following step, when timer counter is stopped, INTTC1 interrupt latch should be cleared to "0".



- te 2: When SGEDG (Window gate pulse interrupt edge select) is set to both edges and ECIN pin input is "1" in the pulse width measurement mode, an INTTC1 interrupt is generated by setting TC1S (TC1 start control) to "10" (Start).
- Note 3: In the pulse width measurement mode, HECF (Operating status monitor) cannot used.

(4) Frequency measurement mode

In this mode, the frequency of ECIN pin input pulse is measured. TC1CK is required to be set to the external clock (TC1CK = "111"). The edge of the input pulse is counted during "H" level of the window gate pulse selected by SGP (Bit5 and 6 in TC1CR2). Whether the input pulse is counted on the falling edge. An INTTC1 interrupt is generated on the falling edge or both the rising/falling edges of the window gate pulse, that can be selected by SGEDG (Bit4 in TC1CR2). To use ECNT terminal input as a window gate pulse, SGP (Bit5 and 6 in TC1CR2) should be set to "00". In the interrupt service program, read the contents of TREG1A while the count is stopped (Window gate pulse is low), then clear the counter using TC1C. When the counter is not cleared, counting up resumes by stating count-up. The window pulse status can be monitored by HECF of the status register. HEOVF of the status register can monitor whether the binary counter overflows or not. In the overflow flag status, a new data is not input until the counter clear requests.

- Using TC6 output (PWM6/PDO6/PPG6) for the window gate pulse, external output of PWM6/PDO6/PPG6 to MUL3 pin (Either P33 or P74 output can be selected by MULSEL<MUL3>.) can be controlled using TC6OUT (Bit1 in TC1CR2). Zero-clearing TC6OUT outputs PWM6/PDO6/PPG6 to MUL3 pin; setting 1 in TC6OUT does not output PWM6/PDO6/PPG6 to MUL3 pin. (TC6OUT is used to control output to MUL3 pin only, Thus, use the timer counter 6 control register to operate/stop PWM6/PDO6/PPG6).
- When the internal window gate pulse is selected, the window gate pulse is set as follows. The internal window gate pulse consists of "H" level period (Ta) that is counting time and "L" level period (Tb) that is counting stop time. Ta or Tb can be individually set by TREG1B. One cycle contains Ta + Tb.
 - Note 1: Because the internal window gate pulse is generated in synchronization with the internal divider, it may be delayed for a maximum of one cycle of the source clock (WGPSCK) immediately after start of the timer.
 - Note 2: Set the internal window gate pulse when the timer counter is not operating or during the Tb period. When Tb is overwritten during the Tb period, the update is valid from the next Tb period.



Figure 2.7.7 Window Gate Pulse Format

Table 2.7.2 Setting Ta and Tb (WGPSCK = 10, fs = 32.768 kHz)

Setting Value	Setting Time	Setting Value	Setting Time
0	31.25 ms	8	15.63 ms
1	29.30 ms	9	13.67 ms
2	27.34 ms	А	11.72 ms
3	25.39 ms	В	9.77 ms
4	23.44 ms	С	7.81 ms
5	21.48 ms	D	5.86 ms
6	19.53 ms	E	3.91 ms
7	17.58 ms	F	1.95 ms



2.8 8-Bit Timer/Counter (TC3, TC4, TC5, TC6)

The TMP86CM25A has four channels of 8-bit timer/counter (TC3, TC4, TC5, TC6). These timer/counter are used as timer, event counter, PWM, PPG and PDO. These are also available as a 16-bit timer/counter by cascade connection.





Figure 2.8.2 8-Bit Timer 5, 6

86CM25A-71

2.8.2 Control

The timer/counter 3 is controlled by a timer/counter 3 control register (TC3CR) and two 8-bit timer registers (TTREG3 and PWREG3).

	Note 2: D	(Initial value: 1111 1111)	
Timor/Countor	2 Control E		
Timer/Counter	7 7		
(0018 _H)	, TFF3	TC3CK TC3S TC3M (Initial value: 0000 0000)	
	mo		
	TFF3	Timer F/F3 control 0: Clear 1: Set]
	тсзск тсзѕ	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	
	тсзм	000:[8-bit timer/event counter mode 001: 8-bit programmable divider output (PDO) mode 010: 8-bit pulse width modulation (PWM) mode 011: 16-bit mode (Mode selection is controlled by TC4M)	
		1**: Reserved	
	Note 2: D Note 3: M P M Note 4: M Note 5: M Note 6: S Note 7: V Note 8: W	buring TC3 operation, do not change TC3M, TC3CK and TFF3. When TC3 operation is stopped (TC3S = "1" → "0"), do not change TC3M, TC3CK and TFF3. But it is ossible to change TC3M, TC3CK and TFF3 at the start timing (TC3S = "0" → "1"). When used as 16-bit mode, the operating mode is selected by TC4CR <tc4m>, and TC3M should be set to 0.011". When used as 16-bit mode, only the source clock is selected by TC3CK, and start of operation and control f F/F are controlled by TC4CR<tc4s> and TC4CR<tff4>. Selecting source clock depends on the operating mode, refer to Table 2.8.1 and Table 2.8.2 for details. Value of timer register depends on the operating mode, refer to Table 2.8.3 for details. When used as the SLOW and SLEEP modes, the "fs" of TC3 source clock can use only "fc warm-up ounter" mode.</tff4></tc4s></tc4m>	L

Figure 2.8.3 Timer 3 Register and Timer/Counter 3 Control Register

The timer/counter 4 is controlled by a timer/counter 4 control register (TC4CR) and two 8-bit timer registers (TTREG4 and PWREG4).

]			
Timer Registe	r					
TTREG4	7 6	6 5 4 3 2 1 0				
(001D _H)		(Initial value: 1111 1111)				
R/W						
PWREG4	7 6	6 5 4 3 2 1 0				
(002D _H)	i	(Initial value: 1111 1111)				
R/W						
	Note 1: D	Do not change the timer register (TTREG4) while timer/counter is operating.				
		Do not change the timer register (PWREG4) while timer/counter is operating, except 8-bit PWM and 1	16-bit			
	P	PWM mode.				
Timer/Counter	4 Control F					
TC4CR	7	6 5 4 3 2 1 0				
(0019 _H)	TFF4	TC4CK TC4S TC4M (Initial value: 0000 0000)				
	TFF4	Timer F/F4 control				
	1114	1: Set				
		NORMAL1/2, IDLE1/2 Mode SLOW1/2 SLEEP1/2				
		DV7CK = 0 DV7CK = 1 Mode				
		000 $fc/2^{11}$ $fs/2^3$ $fs/2^3$				
		001 fc/2 ⁷ fc/2 ⁷ –				
	TC4CK	TC4 source clock select [Hz] 010 fc/2 ⁵ fc/2 ⁵ -				
	renert	011 fc/2 ³ fc/2 ³ -				
		100 fs fs fs				
		101 fc/2 -				
		110 fc fc –	R/W			
		111 TC4 (MUL2) pin input				
	TC4S	TC4 start control 0: Stop and counter clear				
		1: Command start				
		000: 8-bit timer/event counter mode				
		001: 8-bit programmable divider output (PDO) mode				
		010: 8-bit pulse width modulation (PWM) mode				
	TC4M	TC4 operating mode select				
		100:16-bit timer/event counter mode				
		101: Warm-up counter mode 110: 16-bit programmable divider output (PDO) mode				
	\sim	111:16-bit programmable pulse generate (PPG) output mode				
	Noto 1: fo:					
	Note 1: fc: High-frequency clock [Hz], fs: Low-frequency clock [Hz]					
A		ring TC4 operation, do not change TC4M, TC4CK and TFF4.				
	\sim	hen TC4 operation is stopped (TC4S = "1" \rightarrow "0"), do not change TC4M, TC4CK and TFF4. But it is p change TC4M, TC4CK and TFF4 at the start timing (TC4S = "0" \rightarrow "1").	ossidie			
		hen TC4M is selected to "1**" (16-bit mode), the source clock is automatically selected to the over-flo	owing			
		anal of TC3 counter.	Jwing			
	-	hen used as 16-bit mode, the operating mode is selected by TC4M, and TC3CR <tc3m> should be s</tc3m>	set to			
		11".				
		hen used as 16-bit mode, only the source clock is selected by TC3CR <tc3ck>, and start of operation</tc3ck>	on and			
		ntrol of F/F are controlled by TC4S and TFF4.				
		electing source clock depends on the operating mode, refer to Table 2.8.1 and Table 2.8.2 for details.				
		slue of timer register depends on the operating mode, refer to Table 2.8.3 for details.				
		- · · · · ·				

Figure 2.8.4 Timer 4 Register and Timer/Counter 4 Control Register

The timer/counter 5 is controlled by a timer/counter 5 control register (TC5CR) and two 8-bit timer registers (TTREG5 and PWREG5).

Timer Register				
TTREG5	76	5 4 3 2 1 0		
(001E _H)		(Initial value: 1111 1111)		
R/W				
	76	5 4 3 2 1 0		
PWREG5	7 0			
(002E _H)		(Initial value: 1111 1111)		
R/W				
1	Note 1: D	o not change the timer register (TTREG5) while timer/counter is operating.		
1	Note 2: D	o not change the timer register (PWREG5) while timer/counter is operating, except 16-bit PWM mode.		
Timer/Counter &	5 Control F	Register		
TC5CR	7	6 5 4 3 2 1 0		
(001A _H)		TC5CK TC5S TC5M (Initial value: +000 0000)		
Г		NORMAV1/2 VDI E1/2 Mode SLOW1/2		
		Norwige 1/2, IDEL 1/2 Mode SLEEP 1/2		
		DV7CK = 0 $DV7CK = 1$ Mode		
		000 $fc/2^{11}$ $fs/2^3$ $fs/2^3$		
		001 fc/2 ⁷ fc/2 ⁷ -		
	TC5CK	TC5 source clock select [Hz] 010 fc/2 ⁵ fc/2 ⁵ -		
		011 fc/2 ³ -		
		100 fs fs fs		
		101 fc/2 fc/2 -		
		110 fc fc fc (Note 8) R/W	V	
		111 Reserved		
	TC5S	TC5 start control 0: Stop and counter clear		
	1055	1: Command start		
		000: 8-bit timer/mode		
		001: Reserved		
	TC5M	TC5 operating mode select 010: Reserved		
		011: 16-bit mode (Mode selection is controlled by TC6M)		
		1**: Reserved		
	Note 1: fc	; High-frequency clock [Hz], fs: Low-frequency clock [Hz]	1	
		uring TC5 operation, do not change TC5M and TC5CK.		
		When TC5 operation is stopped (TC5S = "1" \rightarrow "0"), do not change TC5M and TC5CK. But it is possible to	0	
		hange TC5M and TC5CK at the start timing (TC5S = "0" \rightarrow "1").	-	
۱		When used as 16-bit mode, the operating mode is selected by TC6CR <tc6m>, and TC5M should be set to</tc6m>	0	
			-	
 		When used as 16-bit mode, only the source clock is selected by TC5CK, and start of operation and contro	ol	
· ·		f F/F are controlled by TC6CR <tc6s> and TC6CR<tff6>.</tff6></tc6s>		
Note 6: Selecting source clock depends on the operating mode, refer to Table 2.8.1 and Table 2.8.2 for details.				
	\sim	alue of timer register depends on the operating mode, refer to Table 2.8.3 for details.		
		When used as the SLOW and SLEEP modes, the "fs" of TC5 source clock can use only "fc warm-up	n	
		ounter mode.	۲	
		ounter moue.		

Figure 2.8.5 Timer 5 Register and Timer/Counter 5 Control Register

The timer/counter 6 is controlled by a timer/counter 6 control register (TC6CR) and two 8-bit timer registers (TTREG6 and PWREG6).

Timor Pogiata	r		
Timer Registe	76	5 5 4 3 2 1 0	
TTREG6 (001F _H)		(Initial value: 1111 111)	
R/W			
PWREG4	76	5 5 4 3 2 1 0	
(002F _H)		(Initial value: 1111 1111)	
R/W	•		
	Note 1: D	Do not change the timer register (TTREG6) while timer/counter is operating.	
		Do not change the timer register (PWREG6) while timer/counter is operating, except 8-bit PWM an	d 16-bit
		PWM mode.	
Timer/Counter			
TC6CR			
(001B _H)	TFF6	TC6CKTC6STC6M (Initial value: 0000 0000)	
	TFF6	Timer F/F6 control 0: Clear 1: Set	
		NORMAL1/2, IDLE1/2 Mode SLOW1/2 SLEEP1/2	
		$\begin{array}{c c c c c c c c c c c c c c c c c c c $	
		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
		$f_{0}(2^{5})$	
	TC6CK	TC6 source clock select [Hz] 010 $fc/2^3$ $fc/2^3$ -	
		100 fs fs fs	
		101 fc/2 fc/2 –	
		110 fc fc –	R/W
		111 TC6(MUL3) pin input	F\/ V V
	TC6S	TC6 start control 0: Stop and counter clear	
	1003	1: Command start	
		000: 8-bit timer/event counter mode	
		001: 8-bit programmable divider output (PDO) mode	
		010: 8-bit pulse width modulation (PWM) mode	
	TC6M	TC6 operating mode select 011: Reserved 100: 16-bit timer/event counter mode	
		100: 16-bit timer/event counter mode	
		110: 16-bit programmable divider output (PDO) mode	
		111216-bit programmable pulse generate (PPG) output mode	
	Note 1: fe	c: High-frequency clock [Hz], fs: Low-frequency clock [Hz]	
		During TC6 operation, do not change TC6M, TC6CK and TFF6.	
\sim		When TC6 operation is stopped (TC6S = "1" \rightarrow "0"), do not change TC6M, TC6CK and TFF6. I	But it is
	\sim	possible to change TC6M, TC6CK and TFF6 at the start timing (TC6S = "0" \rightarrow "1").	
	Note 4: V	When TC6M is selected to "1**" (16-bit mode), the source clock is automatically selected	to the
		over-flowing signal of TC5 counter.	
		Vhen used as 16-bit mode, the operating mode is selected by TC6M, and TC5CR <tc5m> should b 011".</tc5m>	e set to
		When used as 16-bit mode, only the source clock is selected by TC5CR <tc5ck>, and start of op</tc5ck>	eration
		and control of F/F are controlled by TC6S and TFF6.	,crau011
		Selecting source clock depends on the operating mode, refer to Table 2.8.1 and Table 2.8.2 for de	tails.
		/alue of timer register depends on the operating mode, refer to Table 2.8.3 for details.	
		f there is no need to use PDO6 / PWM6 / PPG6 as window gate pulse of TC1, always write "0" to TC	COUT.

Figure 2.8.6 Timer 6 Register And Timer/Counter 6 Control Register

Table 2.8.1 Operating Mode and Available Source Clock (NORMAL 1/2, IDL E1/2 mode)

Operating Mode	fc/2 ¹¹ or fc/2 ³	fc/2 ⁷	fc/2 ⁵	fc/2 ³	fs	fc/2	fc	TCi pin input
8-bit timer	0	0	0	0	- <	-	-	-
8-bit event counter	-	-	_	-	-	> /	-	0
8-bit PDO	0	0	0	0	-		> -	-
8-bit PWM	0	0	0	0	0		0	-
16-bit timer	0	0	0	0	$f \alpha$	$\sum_{i=1}^{i}$	-	-
16-bit event counter	-	-	_	- <	< 1 77))-	-	0
Warm-up counter	-	-	_	-	20	シ_	-	-
16-bit PWM	0	0	0	o ((\circ)	0	0	-
16-bit PPG	0	0	0	0	\bigcirc	_	_	-

Note 1: For 16-bit operation (16-bit timer/event counter, Warm-up counter, 16-bit PWM and 16-bit PPG), set its source clock on lower bits (TC3CK, TC5CK).

Note 2: i = 3, 4, 6 (8-bit mode)

i = 3 (16-bit mode)

Table 2.8.2 Operating Mode and Available Source Clock (under SLOW 1/2 mode, SLEEP1/2 mode)

Operating Mode	fc/2 ¹¹ or fc/2 ³	fc/27	fc/2 ⁵	fc/2 ³	fs	fc/2	fc	TCi pin input
8-bit timer	0		× - /	(`	<u> </u>	-	_	-
8-bit event counter	- (-	J))-	I	-	0
8-bit PDO	0(()-)	-	_	// -	-	_	-
8-bit PWM	0			-	0	-	_	-
16-bit timer	((0 5	- /	- \	-	-	-	-	-
16-bit event counter		/ _	4	7/-	-	-	-	0
Warm-up counter	27~-	_	4		_	-	0	-
16-bit PWM	())	- /		> -	0	-	-	-
16-bit PPG	\bigcirc	~ - (($// \wedge$	-	-	-	-	-

Note 1: For 16-bit operation (16-bit timer/event counter, Warm-up counter, 16-bit PWM and 16-bit PPG), set its source clock on lower bits (TC3CK, TC5CK).

Note 2: i = 3, 4, 6 (8-bit mode)

i = 3 (16-bit mode)

 Table 2.8.3 Restriction against the Rate for Comparing Registers

Operating Mode	Authorized Rate for Register
8-bit timer/event counter	1 ≤ (TTREGn) ≤ 255
8-bit PDO	1 ≤ (TTREGn) ≤ 255
8-bit PWM	2 ≤ (PWREGn) ≤ 254
16-bit timer/event counter	1 ≤ (TTREG4, TTREG3) ≤ 65535, 1 ≤ (TTREG6, TTREG5) ≤ 65535
fc warm-up counter	256 ≤ (TTREG4, TTREG3) ≤ 65535, 256 ≤ (TTREG6, TTREG5) ≤ 65535
16-bit PWM	$2 \leq (PWREG4, PWREG3) \leq 65534, 2 \leq (PWREG6, PWREG5) \leq 65534$
16-bit PPG	$1 \leq (PWREG4, PWREG3) < (TTREG4, TTREG3) \leq 65535 \text{ and } (PWREG4, PWREG3) + 1 < (TTREG4, TTREG3) \leq 65535 \text{ and } (PWREG4, PWREG3) + 1 < (TTREG4, TTREG3) > 65535 \text{ and } (PWREG4, PWREG3) + 1 < (TTREG4, TTREG3) > 65535 \text{ and } (PWREG4, PWREG3) + 1 < (TTREG4, TTREG3) > 65535 \text{ and } (PWREG4, PWREG3) + 1 < (TTREG4, TTREG3) > 65535 \text{ and } (PWREG4, PWREG3) + 1 < (TTREG4, TTREG3) > 65535 \text{ and } (PWREG4, PWREG3) + 1 < (TTREG4, TTREG3) > 65535 \text{ and } (PWREG4, PWREG3) + 1 < (TTREG4, TTREG3) > 65535 \text{ and } (PWREG4, PWREG3) + 1 < (TTREG4, TTREG3) > 65535 \text{ and } (PWREG4, PWREG3) + 1 < (TTREG4, TTREG3) > 65535 \text{ and } (PWREG4, PWREG3) + 1 < (TTREG4, TTREG3) > 65535 \text{ and } (PWREG4, PWREG3) > 65535 \text{ and } (PWREG4, PWREG4) > 65535 \text{ and } (PWREG4) > 655355 \text{ and } (PWREG4) > 655535 \text{ and } (PWREG4) > 655535 \text{ and } (PWREG4) > 655535 \text{ and } (PWR$
10-bit FFG	$1 \leq (PWREG6, PWREG5) < (TTREG6, TTREG5) \leq 65535 \text{ and } (PWREG6, PWREG5) + 1 < (TTREG6, TTREG5) \leq 65535 \text{ and } (PWREG6, PWREG5) + 1 < (TTREG6, TTREG5) > 0$

Note: n = 3 to 6

2.8.3 Function

Timer/counter 3, 4, 5 and 6 have eight operating modes: 8-bit timer, 8-bit external trigger timer, 8-bit programmable divider output mode, 8-bit pulse width modulation output mode, 16-bit timer, 16-bit external trigger timer, 16-bit pulse width modulation output mode, 16-bit programmable pulse generator output mode.

16-bit timer mode can use Timer counter 3 and 4 (5, 6) by cascade connection.

(1) 8-bit timer mode (Timer/counter 3, 4, 5 and 6)

In this mode, counting up is performed using the internal clock. The contents of TTREGi are compared with the contents of up-counter. If a match is found, an INTTCi interrupt is generated, and the counter is cleared to "0". Counting up resumes after the counter is cleared.

- Note 1: In the timer mode, always write TCjCR<TFFj> to "0". If TFFj is set to "1", unexpected pulse may be output from PDOj / PWMj / PPGj pin.
- Note 2: In the timer mode, do not change the setting of timer registers (TTREGi) while timer/counter is operating. Since TTREGi is configured as one-stage register, a newly set value is immediately reflected on the timer register.

Note 3: j = 3, 4, 6 i = 3 to 6

Table 2.8.4 Timer/Counter 3, 4, 5, 6 Source Clock (Internal Clock)

	Source Cloo	:k	Reso	olution	Maximum	Time Setting
NORMAL1/2, I	DLE1/2 Modes	SLOW1/2,				
DV7CK = 0	DV7CK = 0	SLEEP1/2 Modes	At fc = 16 MHz	At fs = 32.768 kHz	At fc = 16 MHz	At fs = 32.768 kHz
fc/2 ¹¹ [Hz]	fs/2 ³ [Hz]	fc/2 ³ [Hz]	128 [μs]	244.14 [μs]	32.6 [ms]	62.3 [ms]
fc/27	fs/27	$\left(\bigcup \right)$	8 [µs] 🗸	<u> </u>	2.0 [ms]	-
fc/2 ⁵	fs/2 ⁵		2 [μs]		510 [μs]	-
fc/2 ³	fc/2 ³	$\left(\left(\left/ \right/ - 5 \right) \right)$	500 [ns]	- <	127.5 [μs]	-

Example: Sets the timer mode with source clock $fc/2^7$ [Hz] and generates an interrupt 80 μ s later

(at fc = 16 MHz).	
LD (TTREG4), 0AH	; Sets the timer register (80 μ s ÷ 2 ⁷ /fc = 0A _H)
DI	
SET (EIRH). EF11	; Enables INTTC4 interrupt
LD (TC4CR), 00010000	B ; Sets the 8-bit timer mode and source clock
	$(fc/2^7)$
LD (TC4CR), 00011000	B ; Starts TC4.





(2) 8-bit event counter mode (Timer/counter 3, 4 and 6)

In this mode, events are counted on the falling edge of TCj pin input. The contents of TTREGj are compared with the contents of up-counter. If a match is found, an INTTCj interrupt is generated, and the counter is cleared. The maximum applied frequency is $fc/2^4$ [Hz] in NORMAL1/2 or IDLE1/2 mode and $fs/2^4$ [Hz] in SLOW1/2 or SLEEP1/2 mode. Two or more machine cycles are required for both the "H" and "L" levels of the pulse width.

- Note 1: In the event counter mode, always write TCjCR<TFFj> to "0". If TFFj is set to "1", unexpected pulse may be output from PDOj / PWMj / PPGj pin.
- Note 2: In the event counter mode, do not change the setting of timer registers (TTREGj) while timer/counter is operating. Since TTREGj is configured as one-stage register, a newly set value is immediately reflected on the timer register.



(Figure 2.8.8 Event Counter Mode Timing Chart (in case of timer/counter 4)

(3) 8-bit programmable divider output (PDO) mode (Timer/counter 3, 4 and 6)

The internal clock is used for counting up. The contents of TTREGj are compared with the contents of the up-counter. Timer F/Fj output is toggled and the counter is cleared each time a match is found. Timer F/Fj output is inverted and output to the \overline{PDOj} pin. When used as this mode, respective output latch should be set to "1". This mode can be used for 50% duty pulse output. Timer F/Fj can be initialized by program, and it is initialized to "0" during reset. An INTTCj interrupt is generated each time the PDOj output is toggled.

Example: Output a 1024 Hz pulse (at fc = 16.0 MHz, MULSEL<MUL2> = "0", in case of TC4)SET(P3DR). 2;P32 output latch \leftarrow 1LD(TTREG4), 3DH;(1/1024 ÷ 2⁷/fC) ÷ 2 = 3DHLD(TC4CR), 00010001B;Set the 8-bit PDO mode and source clockLD(TC4CR), 00011001B;Starts TC4.

- Note 1: In the programmable divider output(PDO) mode, do not change the setting of timer registers (TTREGj) while timer/counter is operating. Since TTREGj is configured as one-stage register, a newly set value is immediately reflected on the timer register.
- Note 2: If PDO output is stopped during output operation, the output state is maintained at the state immediately before timer/counter is stopped. For changing the level of PDOj pin, modify TCjCR<TTFj> after timer/counter has been stopped. Do not execute halt of timer/counter and modification of TFFj simultaneously.

Example: Fixes PDOj output at high level after timer/counter is stopped

(TCjCR).3 (TCjCR).7

CIR

CL/R

Stops timer/counter.
 Sets PDOj output to high level output

Note 3: i = 3, 4, 6



(4) 8-bit pulse width modulation (PWM) output mode (Timer/counter 3, 4 and 6)

PWM output with a resolution of 8 bits is possible. The internal clock is used for counting up. The contents of PWREGi are compared with the contents of up counter. If a match is found, the timer F/Fi output is toggled. The counter continues counting. And, when an overflow occurs, the timer F/Fi output is again toggled and the counter is cleared. Timer F/Fi output is inverted and output to the PWMi pin. An INTTCi interrupt is generated when an overflow occurs.

In PWM mode, because PWREGi becomes a 2-stage registers with shift register, it is possible to change the setting value of PWREGi while timer/counter is operating. Therefore, output can be altered continuously. The shift operation of PWREGi to shift register is executed at the INTTCi timing. While timer/counter is operating, the data by read instruction is not a setting value of PWREGi but a value of shift register. Thereofre, after writing to PWREGi, the reading data of PWREGi is previous value till INTTCi is generated.

While timer/counter stops, written value to PWREGi is shifted to shift register immediately.

- Note 1: In PWM mode, write to the timer register PWREGi immediately after an INTTCi interrupt is generated (Normally during the INTTCi interrupt service routine). If writing to PWREGi and INTTCi interrupt occur at the same time, the unstable value being written is shifted. This may cause pulses different from the set value to be output until the next INTTCi interrupt is generated.
- Note 2: If PWM output is stopped during output operation, the output state is maintained at the state immediately before timer/counter is stopped. For changing the level of PWMi, modify TCiCR<TTFi> after timer/counter has been stopped. Do not execute halt of timer/counter and modification of TFFi simultaneously. Example: Fixes PWMi output at high level after timer/counter is stopped

 CLR
 (TCiCR).3
 ;
 Stops timer/counter.

 CLR
 (TCiCR).7
 ;
 Sets PWMi output to high level output

Note 3: Before starting STOP mode, disable PWM output. When the timer/counter is enabled and fc, fc/2 or fs is selected as the source clock, pulse is output from PWM pin during warm-up after releasing STOP mode.

Note 4: i = 3, 4, 6



	Source Clo	ck	Reso	olution	Maximum Setting Time		
NORMAL1/2, IDLE1/2 Mode		SLOW1/2,	fc = 16 MHz	fs = 32.768 kHz	fc = 16 MHz	fo 22.769 kHz	
DV7CK = 0	DV7CK = 1	SLEEP1/2 Mode		IS = 32.700 KHZ		fs = 32.768 kHz	
fc/211 [Hz]	fs/2 ³ [Hz]	fs/2 ³ [Hz]	128 [μs]	244.14 [μs]	32.8 [ms]	62.5 [ms]	
fc/27	fs/27	-	8 [μs]	-	2.05 [ms]	-	
fc/2 ⁵	fs/2 ⁵	-	2 [μs]	-	512 [µs]	-	
fc/2 ³	fc/2 ³	-	500 [ns]	-	128 [μ s]	> -	
fs	fs	fs	30.5[μs]	30.5 [μs]	7.81 [ms]	78.1 [ms]	
fc/2	fc/2	-	125 [ns]	-	32 [µs]	-	
fc	fc	-	62.5[ns]	- 🔨	16 [μ\$]	_	

Table 2.8.5 PWM Output Mode

(5) 16-bit timer mode (Timer/counter 3 and 4, Timer/counter 5 and 6)

In this mode, counting up is performed using the internal clock.

Timer/counter 3 and 4 (5 and 6) are also available as a 16-bit timer mode by cascade connection.

a. 16-bit timer mode of timer/counter 3 and 4

If a match is found, the INTTC4 interrupt is generated and the counter is cleared to "0". Counting up resumes after the counter is cleared. The timer register should write to the TTREG3 more first than TTREG4. The timer register must not write only either TTREG3 or TTREG4.

b. 16-bit timer mode of timer/counter 5 and 6

If a match is found, the INTTC6 interrupt is generated and the counter is cleared to "0". Counting up resumes after the counter is cleared. The timer register should write to the TTREG5 more first than TTREG6. The timer register must not write only either TTREG5 or TTREG6.

- Note 1: In the timer mode, always write TCjCR<TFFj> to "0". If TFFj is set to "1", unexpected pulse may be output from PDOj / PWMj / PPGj pin.
- Note 2: In the timer mode, do not change the setting of timer registers (TTREGi) while timer/counter is operating. Since TTREGi is configured as one-stage register, a newly set value is immediately reflected on the timer register.

	\mathcal{I}	Source Clo	ck	Res	olution	Maximum Setting Time	
<	NORMAL1/2, IDLE1/2 Mode		SLOW1/2, SLEEP1/2 Mode	fc = 16 MHz	fs = 32.768 kHz	fc = 16 MHz	fs = 32.768 kHz
	fc/2 ¹¹ [Hz]	fs/2 ³ [Hz]	fs/2 ³	128 [μs]	244.14 [μs]	8.39 [s]	16 [s]
	fc/27	fs/27	-	8 [μs]	-	524.3 [ms]	-
	fc/2 ⁵	fs/2 ⁵	-	2 [μs]	-	131.1 [μs]	-
	fc/2 ³	fc/2 ³	-	500 [ns]	-	32.8 [μs]	-

Table 2.8.6 Source Clock of 16-Bit Timer Mode



Example: Set the 16-bit timer mode with source clock fc/2⁷ [Hz] and generates an interrupt 300 [ms] later (at fc = 16 [MHz])



(6) 16-bit event counter mode (Timer/counter 3 and 4)

In this mode, events are counted on the falling edge of the TC3 pin input. Timer/counter 5 and 6 can not use a 16-bit event counter mode. Timer/counter 3 and 4 are also available as a 16-bit event counter mode by cascade connection.

a. 16-bit event counter mode of timer/counter 3 and 4

If a match is found, the INTTC4 interrupt is generated and the counter is cleared to "0". After the counter is cleared, counting up resumes every falling edge of TC3 input. The maximum applied frequency is fc/2⁴ [Hz] in NORMAL1/2 or IDLE1/2 mode and fs/2⁴ [Hz] in SLOW1/2 or SLEEP1/2 mode. Two or more machine cycles are required for both the "H" and "L" levels of the pulse width. The timer register should write to the TTREG3 more first than TTREG4. The timer register must not write only either TTREG3 or TTREG4.

- Note 1: In the event counter mode, always write TCjCR<TFFj> to "0". If TFFj is set to "1", unexpected pulse may be output from PDOj / PWMj / PPGj pin.
- Note 2: In the event counter mode, do not change the setting of timer registers (TTREGj) while timer/counter is operating. Since TTREGj is configured as one-stage register, a newly set value is immediately reflected on the timer register.

Note 3: j = 3, 4

(7) 16-bit pulse width modulation (PWM) output mode

(Timer/counter 3 and 4, Timer/counter 5 and 6)

PWM output with a resolution of 16 bits is possible. Timer/counter 3 and 4 (5 and 6) are also available as a 16-bit PWM output mode by cascade connection.

a. 16-bit PWM output mode of timer/counter 3 and 4

The contents of PWREG3/4 are compared with the contents of up-counter. If a match is found, the timer F/F4 output is toggled. The counter continues counting. And, when an overflow occurs, the timer F/F4 output is again toggled and the counter is cleared. Timer F/F4 output is inverted and output to the PWM4 pin. An INTTC4 interrupt is generated when an overflow occurs. When used as PWM4 pin, respective output latch should be set to "1". In PWM mode, because PWREG4/3 each becomes a 2-stage registers with shift register, it is possible to change the setting value of PWREG4/3 while timer/counter is operating. Therefore, output can be altered continuously. The shift operation of PWREG4/3 to shift register is executed at the INTTC4 timing. While timer/counter is operating, the data by read instruction is not a setting value of PWREG4/3 but a value of shift register. Therefore, after writing to PWREG4/3, the reading data of these registers is previous value till INTTC4 is generated.

While timer/counter stops, written value to PWREG4/3 is shifted to shift register immediately. When writing to PWREG4/3, always write to the lower side (PWREG3) and then the upper side (PWREG4) in that order. Writing to only lower side (PWREG3) or the upper side (PWREG4) has no effect.

b. 16-bit PWM output mode of timer/counter 5 and 6

The contents of PWREG5/6 are compared with the contents of up counter. If a match is found, the timer F/F6 output is toggled. The counter continues counting. And, when an overflow occurs, the timer F/F6 output is again toggled and the counter is cleared. Timer F/F6 output is inverted and output to the PWM6 pin. An INTTC6 interrupt is generated when an overflow occurs. When used as PWM6 pin, respective output latch should be set to "1". In PWM mode, because PWREG6/5 each becomes a 2-stage registers with shift register, it is possible to change the setting value of PWREG6/5 while timer/counter is operating. Therefore, output can be altered continuously. The shift operation of PWREG6/5 to shift register is executed at the INTTC6 timing. While timer/counter is operating, the data by read instruction is not a setting value of PWREG6/5 but a value of shift register. Therefore, after writing to PWREG6/5, the reading data of these registers is previous value till INTTC6 is generated.

While timer/counter stops, written value to PWREG6/5 is shifted to shift register/immediately. When writing to PWREG6/5, always write to the lower side (PWREG5) and then the upper side (PWREG6) in that order. Writing to only lower side (PWREG5) or the upper side (PWREG6) has no effect.

- Note 1: In PWM mode, write to the timer register PWREGm,n immediately after an INTTCm interrupt is generated (Normally during the INTTCm interrupt service routine). If writing to PWREGm, n and INTTCm interrupt occur at the same time, the unstable value being written is shifted. This may cause pulses different from the set value to be output until the next INTTCm interrupt is generated.
- Note 2: If PWM output is stopped during output operation, the output state is maintained at the state immediately before timer/counter is stopped. For changing the level of PWMi, modify TCiCR<TTFi> after timer/counter has been stopped. Do not execute halt of timer/counter and modification of TFFi simultaneously.

Example: Fixes PWMi	output at high level after timer/counter is stopped	

CLR	(TCiCR).3	; Stops timer/counter
CLR	(TCiCR).7	; Sets PWMi output to high level output

Note 3: Before starting STOP mode, disable PWM output. When the timer/counter is enabled and fc, fc/2 or fs is selected as the source clock, pulse is output from PWM pin during warm-up after releasing STOP mode.

Note 4: m = 4 and n = 3, or m = 6 and n = 5. i = 4, 6.

Source Clock			Resolution		Maximum Setting Time	
NORMAL1/2, DV7CK = 0	IDLE1/2 Mode DV7CK = 1	SLOW, SLEEP Mode	fc = 16 MHz	fs = 32.768 kHz	fc=16 MHz	fs = 32.768 kHz
fc/2 ¹¹	fs/2 ³ [Hz]	fs/2 ³	128 [µs]	244.14[µs]	8.39 [s]	16 [s]
fc/2 ⁷ fc/2 ⁵	fs/2 ⁷ fs/2 ⁵	- (8 [μs] 2 [μs]	_	524.3 [ms] 131.1 [ms]	_
fc/2 ³ fs	fc/2 ³ fs	fs	500 [ns] 30.5[μs]	 30.5 [μs]	32.8 [ms] 2 [s]	_ 2[s]
fc/2 fc	fc/2 fc	(\bigcirc)	125 [ns] 62.5[ns]		8.2 [ms] 4.1 [ms]	-

Table 2.8.7 16-Bit PWM Output Mode

Example: Extract the pulse, whose term and "high" width is 32.768 ms and 1 ms respectively, from P32 width 16-bit PWM mode (at fc = 16 MHz, MULSEL<MUL2> = "0", DV7CK = "0")

	Z, WOESEL < WOEZP = 0	, DV/C	$J \mathbf{R} = \mathbf{U}$
SET	(P3DR).2	;	Sets P32 output data latch to "1"
LDW	(PWREG3), 07D0H	;	Sets pulse width
	(TC3CR), 33H	;	Sets the 16-bit PWM mode (lower) and source clock $(fc/2^3)$
	(TC4CR), 0D6H	;	Sets the TFF4 to "1" and sets the 16-bit PWM mode (upper)
LD	(TC4CR), 0DEH	;	Starts timer/counter
N KC			



Figure 2.8.12 16-Bit PWM Mode Timing Chart (in case of timer/counter 3 and 4)

(8) 16-bit programmable pulse generate (PPG) output mode

(Timer/counter 3 and 4, timer/counter 5 and 6)

PPG output with a resolution of 16 bits is possible. Timer/counter 3 and 4 (5 and 6) are also available as a 16-bit PPG output mode by cascade connection.

a. 16-bit PPG output mode of timer/counter 3 and 4

First, the contents of PWREG3/4 are compared with the contents of up counter. If a match is found, the timer F/F4 output is toggled. Next, timer F/F4 is again toggled and the counter is cleared by matching with TFREG3/4. The INTTC4 interrupt is generated at this time.

When used as $\overline{PPG4}$ pin, respective output latch should be set to "1". During reset, the F/F4 is initialized to "0".

The F/F4 output is configured by TC4CR<TFF4>. Therefore, the PPG4 can output either output high or output low at first time. The timer register should write to the PWREG3/TTREG3 more first than PWREG4/TTREG4. The timer register must not write only either PWREG3/TTREG3 or PWREG4/TTREG4.

b. 16-bit PPG output mode of Timer/counter 5 and 6

First, the contents of PWREG5/6 are compared with the contents of up counter. If a match is found, the timer F/F6 output is toggled. Next, timer F/F6 is again toggled and the counter is cleared by matching with TTREG5/6. The INTTC6 interrupt is generated at this time.

When used as PPG6 pin, respective output latch should be set to "1". During reset, the F/F6 is initialized to "0".

The F/F6 output is configured by TC6CR<TFF6>. Therefore, the PPG6 can output either output high or output low at first time. The timer register should write to the PWREG5/TTREG5 more first than PWREG6/TTREG6. The timer register must not write only either PWREG5/TTREG5 or PWREG6/TTREG6.

Example: Extract the pulse, whose term and "high" width is 16.385 ms and 1 ms respectively, from P32 with 16-bit PPG mode (at fc = 16.0 MHz, DV7CK = 0)

			- /
SET	(P3DR).2 ()	;	Sets P32 output data latch to "1"
LDW	(PWREG3), 07D0H	;	Sets pulse width
LDW	(TTREG3), 8002H	;	Sets pulse term
LD	(TTREG3), 8002H	;	Sets the 16-bit PPG mode (Lower) and source clock $(fc/2^3)$
LD	(TC4CR), 0D7H	;	Sets the TFF4 to "1" and sets the 16-bit PPG mode (Upper)
LD	(TC4CR), 0DFH	;	Starts timer/counter

- Note 1: In the programmable pulse generate (PPG) mode, do not change the setting of timer registers (PWREGi, TTREGi) while timer/counter is operating. Since PWREGi, TTREGi are configured as one-stage register, a newly set value is immediately reflected on the timer register.

halt of timer/counter and modification of TFFj simultaneously.

Example:	Fixes PPGj	output at high le	evel after timer/counter is stopped	
	CLR	(TCjCR).3	; Stops timer/counter.	

CLR (TCjCR).7 Sets PPGj output to high level output

Note 3: j = 4, 6 i = 3 to 6



Figure 2.8.13 16-Bit PPG Mode Timing Chart (in case of timer/counter 3 and 4)

(9) Warm-up counter mode

In this mode, the warm-up period for switching the main system clock can be generated. Timer/counter 3 and 4 (5 and 6) are used as a 16-bit timer by cascade connection.

There are 2 modes in warm-up counter mode, one is a mode from NORMAL to SLOW and the other is a mode from SLOW to NORMAL.

- Note 1: In the warm-up mode, always write TCiCR<TFFi> to "0". If TFFi is set to "1", unexpected pulse may be output from PDOi / PWMi / PRGi pin.
- Note 2: In the warm-up mode, the lower 11 bits of TTREGm,n are ignored and an interrupt is generated by matching the upper 5 bits.

Note 3: i = 3, 4, 6 m = 4 and n = 3, or m = 6 and n = 5

a. Warm-up counter mode for low frequency (NORMAL1 \rightarrow NORMAL2 \rightarrow SLOW2 \rightarrow SLOW1)

In this mode, it can obtain the warm-up period till the oscillation for low-frequency (fs) is stabilized.

Before timer/counter is started, turn on low-frequency oscillation by setting SYSCR2<XTEN> to "1".

After timer/counter is started by setting TCmCR<TCmS>, the contents of TTREGm, n are compared with the contents of up-counter. If a match is found, an INTTCm interrupt is generated, and the counter is cleared to "0".

In the interrupt service program, stop the timer/counter and change the system clock to low-frequency clock by setting SYSCR2<SYSCK> to "1".

After that, halt the high-frequency oscillation by clearing SYSCR2<XEN> to "0".

Table 2.8.8 Warm-up Period for Low-frequency Oscillation (at fs = 32.768 kHz)

Min(at TTREGm, n =	0800H)	Max (at TTREGm, n = F800H)
62.5 ms	(1.94 s
	//	

Example: Switching to the SLOW1 mode after low-frequency clock has stabilized by using TC4, 3.

	Example. Own		IC OLOW I MODE and I IOW	nequ	ichcy clock has stabilized by using 104, 5.
		SET	(SYSCR2).6	;	SYSCR2 <xten> \leftarrow "1"</xten>
\sim	7	LD	(TC3CR),43H	;	TFF3 = "0", fs for source clock, sets 16-bit mode
2	$\sim \pi$	LD	(TC4CR),05H	;	TFF4 = "0", sets warm-up counter mode
		LD <	(TTREG3),8000H	;;	Sets warm-up time (depend on oscillator characteristics)
))	DI		;	IMF ← "0"
		SET	(EIRH).3	;	Enables INTTC4
$\langle $		EI)	;	IMF ← "1"
		SET	(TC4CR).3	;	Starts TC4, 3
	PINTTC4	CLR	(TC4CR).3	;	Stops TC4, 3
		SET	(SYSCR2).5	;	SYSCR2 <sysck> \leftarrow "1" (Switches the main</sysck>
				;	system clock to the low-frequency clock)
		CLR	(SYSCR2).7	;	SYSCR2 <xen> \leftarrow "0" (Turns off low-frequency</xen>
				;	oscillation)
		RETI			
	VINTTC	DW	PINTTC4	;	INTTC4 vector table

b. Warm-up counter mode for high-frequency $(SLOW1 \rightarrow SLOW2 \rightarrow NORMAL2 \rightarrow NORMAL1)$

In this mode, it can obtain the warm-up period till the oscillation for high frequency (fc) is stabilized.

Before timer/counter is started, turn on high-frequency oscillation by setting SYSCR2<XEN> to "1".

After timer/counter is started by setting TCmCR<TCmS>, the contents of TTREGm, TTREGn are compared with the contents of up counter. If a match is found, an INTTCm interrupt is generated, and the counter is cleared to "0".

In the interrupt service program, stop the timer/counter and change the system clock to high-frequency clock by clearing SYSCR2<SYSCK> to "0".

After that, halt the low-frequency oscillation by clearing SYSCR2<XTEN> to "0".

Table 2.8.9 Warm-up Period for High-frequency (at fc = 16 MHz)						
REGm	, n = 0800H)	Max (at TTREGm, n = F800H)				
128 μs	3		3.97 ms	90		
				2		
ching to t	he NORMAL1 mod	de after high-fr				
SET	(SYSCR2).7	;	(\frown)			
LD	(TC3CR),63H	;	TFF3 = "0", fc f	or source clock, sets 16-bit mode		
LD		;		s warm-up counter mode		
LD	(TTREG3),0F800	рн /;/	· · ·	ime (depend on oscillator		
DI		;	IMF ← "0"			
SET	(EIRH).3	;	Enables INTTC	24		
EI	\neg	;	IMF			
SET	(TC4CR).3		Starts TC4, 3			
\rightarrow			\geq			
$\langle / / \rangle$	(TC4CR).3	$\langle \rangle$	Stops TC4, 3			
CLR	(SYSCR2).5			$CK > \leftarrow "0"$ (Switches the main		
\sim	\sim ((// 5) ;	5	the high-frequency clock)		
CLR	(SYSCR2).6	;		N> \leftarrow "0" (Turns off high-frequency		
DET		;	Oscillation)			
REII						
	PINTTC4		INTTC4 vector	table		
DW		,				
~	1(
$(\frown$	$\langle \rangle$					
$\langle \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	<i>I</i>					
$\langle \rangle$						
	REGm 128 μs ching to t SET LD LD LD DI SET EI SET CLR	$\begin{array}{c} \mbox{REGm, n = 0800H)} \\ \hline 128 \ \mbox{s} \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	REGm, n = 0800H) Max (at T 128 μs 128 μs ching to the NORMAL1 mode after high-fr SET SET (SYSCR2).7 LD (TC3CR).63H LD (TC4CR).05H LD (TTREG3).0F800H DI SET SET (TC4CR).3 CLR (TC4CR).3 CLR (SYSCR2).5 CLR (SYSCR2).6 RETI	$\begin{array}{c c c c c c c c c c c c c c c c c c c $		

Table 2.8.9	Warm-up Period for High-frequency (at fc = 16 MHz)
10010 2.0.0	warn up i chou for high nequency (at io = io mitz)

2.9 UART (Asynchronous serial interface)

The TMP86CM25A has 1 channel of UART (Asynchronous serial interface). The UART is connected to external devices via RXD and TXD. RXD is also used as P15; TXD, as P16. To use P15 or P16 as the RXD or TXD pin, set P1 port output latches to "1".



2.9.1 Configuration

2.9.2 Control

UART is controlled by the UART control registers (UARTCR1, UARTCR2). The operating status can be monitored using the UART status register (UARTSR).

	-			0		-	
UART Control R	legister						
UARTCR1	7 6	5 4	3 2	1	0	\sim	
(0025 _H)	TXE RX	E STBT EVEN	PE	BRG		(Initial value: 0000 0000)	
-							
			0	00: fc/13 [Hz]		
			0	01: fc/26			
		Transmit clock select Parity addition		10: fc/52		$\langle (/) \rangle$	
	BRG			11: fc/104			
				00: fc/208			
				01: fc/416 10: TC5 (II			
				11: fc/96	VI ICJ		
				0: No par	ity 🔿		Write
	PE						only
				0: Odd-nu	Imbered	parity	,
	EVEN	Even-numbered pa	arity	1: Even-n	$\langle \langle \rangle$		
	OTDT	— — — — — — — — — —		0: 1 bit	$\overline{}$		
	STBT	Transmit stop bit le	ength	1:2 bits		(
	RXE	Receive operation		0: Disable	N		
	NAL			1: Enable			
	TXE Transfer operation		a	0: Disable	,	$ (\vee $	
				1: Enable	- (-		
	Note 1: When operations are disabled by setting TXE and RXE bit to "0", the setting becomes valid when data						
	trar	smit or receive comple	ete. When the	transmit da	ta is stor	ed in the transmit data buffer, the c	lata are not
	trar	smitted. Even if data	transmit is en	abled, unti	l new da	ta are written to the transmit data	buffer, the
	cur	rent data are not transm	nitted.	<	$\langle \rangle$		
	Note 2: The	transmit clock and the	parity are cor	nmon to tra	ansmit an	d receive.	
				//	~~ \	" before UARTCR1 <brg> is chan</brg>	ged.
		$\sim (\sqrt{5})$			\geq		0
		\square	. ((7)	~		
UARTCR2	7 6	5 4	3 2	(1)	0	7	
(0026 _H)			R	RXDNC	STOPBR	(Initial value: **** *000)	
			$\langle - \rangle$	\geq			
	STOPBR	Receive stop bit len	ath	0: 1 bit			
			gin 📄	1: 2 bits			
		¥ . (i			•	on (Hysteresis input)	Write
	RXDNC	Selection of RXD in		-		shorter than 31/fc [s] as noise	only
		rejection time		-		shorter than 63/fc [s] as noise	
	\sim			11: Rejects	s pulses s	shorter than 127/fc [s] as noise	
	Note: Wh	en UARTCR2 <rxdnc< td=""><td>C> = "01", pul</td><td>ses longer</td><td>than 96/</td><td>fc [s] are always regarded as sig</td><td>nals; when</td></rxdnc<>	C> = "01", pul	ses longer	than 96/	fc [s] are always regarded as sig	nals; when
	UA	RTCR2 <rxdnc> = "1</rxdnc>	0", longer tha	n 192/fc [s]; and wl	nen UARTCR2 <rxdnc> = "11", </rxdnc>	onger than
	384	/fc [s].					
L							

Figure 2.9.2 UART Control Register

UARTSR (0025 _H)	7 6 PERR FER	5 4 3 2 R OERR RBFL TEND TBE				
	<u> </u>		i i `` ´´			
	TBEP	Transmit data buffer empty flag	0: Transmit data buffer full 1: Transmit data buffer empty			
	TEND	Transmit end flag	0: Transmitting 1: Transmit end			
	RBFL	Receive data buffer full flag	0: Receive data buffer empty 1: Receive data buffer full Read			
	OERR	Overrun error flag	0: No overrun error only			
	FERR	Framing error flag	0: No framing error 1: Framing error			
	PERR	Parity error flag	0: No parity error 1: Parity error			
N	lote: When a	an INTTXD is generated TBEP is s	et to "1" automatically.			
UART Receive	Data Buffer		$(75^{\circ}, 5)^{\circ}$			
RDBUF -	7 6	5 4 3 2	1 0 Read only			
(0F9B _H)	I		(Initial value: 0000 0000)			
UART Transmit	Data Buffor					
	7 6	5 4 3 2	1 0 Write only			
(0F9B _H)			(Initial value: 0000 0000)			
Figure 2.9.3 UART Status Register and Data Buffer Registers						

2.9.3 Transfer Data Format

In UART, a one-bit start bit (Low level), stop bit (Bit length selectable at high level, by UARTCR1<STBT>), and parity (Select parity in UARTCR1<PE>; even-or odd-numbered parity by UARTCR1<EVEN>) are added to the transfer data. The transfer data formats are shown as follow.



Note: In order to switch the transmit data format, perform transmit operations in the following sequence except for the initial setting.



2.9.4 Transfer Rate

The baud rate of UART is set of UARTCR1<BRG>. The example of the baud rate shown as follows.

BRG		Source Clock	
BKG	16 MHz	8 MHz	4 MHz
000	76800 [baud]	38400 [baud]	19200 [baud]
001	38400	19200	9600
010	19200	9600	4800
011	9600	4800	2400
100	4800	2400	1200
101	2400	1200	600

Table	2.9.2	Transfer	Rate
1 abio	2.0.2	rianoroi	i tuto

When TC5 is used as the UART transfer rate (when UARTCR1<BRG> = "110"), the transfer clock and transfer rate are determined as follows:

$$Transfer clock = \frac{TC5 \text{ source clock}}{TTREG5 \text{ set value}}$$
$$Transfer rate = \frac{Transfer clock}{16}$$

2.9.5 Data Sampling

The UART receiver keeps sampling input using the clock selected by UARTCR1<BRG> until a start bit is detected in RXD pin input. RT clock starts detecting "L" level of the RXD pin. Once a start bit is detected, the start bit, data bits, stop bit (s), and parity bit are sampled at three times of RT7, RT8, and RT9 during one receiver clock interval (RT clock). (RT0 is the position where the bit supposedly starts). Bit is determined according to majority rule (The data are the same twice or more out of three samplings).



Figure 2.9.4 Data Sampling

2.9.6 STOP Bit Length

Select a transmit stop bit length (1 or 2 bits) by UARTCR1<STBT>.

2.9.7 Parity

Set parity/no parity by UARTCR1<PE>; set parity type (Odd-or even-numbered) by UARTCR1<EVEN>.

2.9.8 Transmit/Receive

(1) Data transmit

Set UARTCR1<TXE> to "1". Read UARTSR to check UARTSR<TBEP> = "1", then write data in TDBUF (Transmit data buffer). Writing data in TDBUF zero-clears UARTSR<TBEP>, transfers the data to the transmit shift register and the data are sequentially output from the TXD pin. The data output include a one-bit start bit, stop bits whose number is specified in UARTCR1<STBT> and a parity bit if parity addition is specified. Select the data transfer baud rate using bits 0 to 2 in UARTCR1. When data transmit starts, transmit buffer empty flag UARTSR<TBEP> is set to "1" and an INTTXD interrupt is generated.

While UARTCR1<TXE> = "0" and from when "1" is written to UARTCR1<TXE> to when send data are written to TDBUF, the TXD pin is fixed at high level. When transmitting data, first read UARTSR, then write data in TDBUF. Otherwise, UARTSR<TBEP> is not zero-cleared and transmit does not start.

(2) Data receive

Set UARTCR1<RXE> to "1". When data are received via the RXD pin, the receive data are transferred to RDBUF (receive data buffer). At this time, the data transmitted include a start bit and stop bit(s) and a parity bit if parity addition is specified. When stop bit(s) are received, data only are extracted and transferred to RDBUF (Receive data buffer). Then the receive buffer full flag UARTSR<RBFL> is set and an INTRXD interrupt is generated. Select the data transfer baud rate using bits 0 to 2 in UARTCR1.

If an overrun error (OERR) occurs when data are received, the data are not transferred to RDBUF (Receive data buffer) but discarded; data in the RDBUF are not affected.



When a receive operation is disabled by setting UARTCR1<RXE> bit to "0", the setting becomes valid when data receive is completed. However, if a framing error occurs in data receive, the receive-disabling setting may not become valid. if a framing error occurs, be sure to perform a re-receive operation.

2.9.9 Status Flag/Interrupt Signal

(1) Parity error

When parity determined using the receive data bits differs from the received parity bit, the parity error flag UARTSR<PERR> is set to "1". The UARTSR<PERR> is cleared to "0" when the RDBUF is read after reading the UARTSR.



(3) Overrun error

When all bits in the next data are received while unread data are still in RDBUF, overrun error flag UARTSR<OERR> is set to "1". In this case, the receive data is discarded; data in RDBUF are not affected. The UARTSR<OERR> is cleared to "0" when the RDBUF is read after reading the UARTSR.



(5) Transmit data buffer empty

When no data is in the transmit buffer TDBUF, UARTSR<TBEP> is set to "1", that is, when data in TDBUF are transferred to the transmit shift register and data transmit starts, transmit data buffer empty flag UARTSR<TBEP> is set to "1". The UARTSR<TBEP> is cleared to "0" when the TDBUF is written after reading the UARTSR.





(6) Transmit end flag

When data are transmitted and no data is in TDBUF (UARTSR<TBEP> = "1"), transmit end flag UARTSR<TEND> is set to "1". The UARTSR<TEND> is cleared to "0" the data transmit is stated after writing the TDBUF.



2.10 Serial Interface (SIO0)

The TMP86CM25A has two channels of clocked-synchronous 8-bit serial interface. (SIO0,SIO1) Serial interface has an 8-byte transmit and receive data buffer that can automatically and continuously transfer up to 64 bits of data.

The serial interface 0 is connected to external devices via pins P16 (SO0), P15 (SI0) and P17 ($\overline{SCK0}$). The serial interface pins are also used as port P1. When these pins are used as serial interface pins, the correspondence output latch should be set to "1". In the transmit mode, pin P15 can be used as normal I/O port, and in the receive mode, the pin P16 can be used as normal I/O ports.

2.10.1 Configuration


2.10.2 Control

The serial interface is controlled by SIO control registers (SIO0CR1/SIO0CR2). The serial interface status can be determined by reading SIO status register (SIO0SR).

The transmit and receive data buffer is controlled by the BUF (Bits 2 to 0 in SIO0CR2). The data buffer is assigned to address $0F90_H$ to $0F97_H$ for SIO in the DBR area, and can continuously transfer up to 8 words (Bytes or nibbles) at one time. When the specified number of words has been transferred, a buffer empty (in the transmit mode) or a buffer full (in the receive mode or transmit/receive mode) interrupt (INTSIO0) is generated.

When the internal clock is used as the serial clock in the 8-bit receive mode and the 8-bit transmit/receive mode, a fixed interval wait can be applied to the serial clock for each word transferred. Four different wait times can be selected with WAIT (Bits 4 and 3 in SIO0CR2).

	ol Register 1 1 7 6 5	4 3 2 1 0						
SIO0CR								
(0F99 _H)) SIOS SIOINH	SIOM , , SCK , (Initial value: 0000 0000)						
SIOS	Indicate transfer start/stop	0: Stop						
		1: Start						
SIOINH	Continue/Abort transfer	0: Continue transfer						
		1: Abort transfer (Automatically cleared after abort)						
		000: 8-bit transmit mode						
		010: 4-bit transmit mode						
SIOM	Transfer mode select	100: 8-bit transmit/receive mode						
310101		101: 8-bit receive mode						
		110: 4-bit receive mode						
		Except the above: Reserved Write						
		NORMAL1/2, IDLE1/2 Mode SLOW, only						
		DV7CK = 0 DV7CK = 1 SLEEP Mode						
		$f_{c/2^{13}}$ $f_{s/2^5}$ $f_{s/2^5}$						
	Serial clock select	$101 frac{1}{10}2^8 frac{1}$						
		010 $fc/2^7$ $fc/2^7$ -						
SCK		$fc/2^6$ $fc/2^6$ -						
		$fc/2^5$ $fc/2^5$ -						
		100 102 102 102 1012						
		111 External clock (input from SCK1 (P17) pin)						
	Note 1: fc: High-frequency	clock [Hz], fs: Low-frequency clock [Hz]						
	Note 2: Set SIOS to "0" and	d SIOINH to "1" when setting the transfer mode or serial clock.						
\sim	Note 3: SIO0CR1 is write-o	only register, which cannot access any of in read-modify-write instruction such as bit						
	operate, etc.							
	operate, etc.							
SIO0 Status	Register							
SIOUSIAIUS		4 3 2 1 0						
	· · · · · · · · · · · · · · · · · · ·	(Initial value: 00** ****)						
(0F99 _H)) SIOF SEF							
		0:Transfer terminated (After SIOS is cleared to "0", SIOF is)						
SIOF	Serial transfer operating status	closed to "0" at the termination of						
0101	monitor	1:Transfer in process transfer or setting of SIOINH						
		0:Shift operation terminated only						
SEF	Shift operating status monitor	1:Shift operation in process						
L								

Figure 2.10.2 SIO0 Control Register and Status Register (1/2)

SIO0 Cont	rol Register 2								
SIO0CI		4 3 2	1 0						
(0F99 _H	H) 	WAIT	BUF (Initial valu	e: ***0 0000)					
		Always sets "00" except 8-bit	transmit/receive mode.						
		00: T _f = T _D (Non wait)							
WAIT	Wait control	01: $T_f = 2T_D$							
		10: $T_f = 4T_D$ (Wait)	((
		11: T _f = 8T _D							
			SIO0 Buffer						
		000: 1 word transfer	0F90H	Write					
		001: 2 words transfer	0F90H to 0F91H	only					
		010: 3 words transfer	0F90H to 0F92H						
BUF	Number of transfer words	011: 4 words transfer	0F90H to 0F93H						
		100: 5 words transfer	0F90H to 0F94H						
		101: 6 words transfer	0F90H to 0F95H						
		110: 7 words transfer	0F90H to 0F96H						
		111: 8 words transfer	0F90H to 0F97H	(\bigcirc)					
	Note :1 T _f : Frame time,	T _D : Data transfer time		$ \leq 0 $					
	SCK0 pin	uuuu							
		T	\rightarrow))					
	←								
		\Box	\sim ((// \diamond)						
	Note 2: The lower 4 bits	of each buffer are used during	4-bit transfers. Zeros (0) are stor	ed to the upper 4bits when					
	receiving.								
	Note 3: Transmitting sta	arts at the lowest address. Rece	eived data are also stored starting	from the lowest address to					
	the highest add	ress. For example, in the case	of SIO, the first buffer address tra	ansmitted is 0F90 _H .					
	Note 4: The value to be	loaded to BUF is held after tra	nsfer is completed.						
	Note 5: SIO0CR2 must	be set when the serial interface	e is stopped (SIOF = 0).						
	Note 6: SIO0CR2 is wr	ite-only register, which cannot	access any of in read-modify-w	rite instruction such as bit					
	operate, etc.								
	Note 7: *: Don't care		$\langle \rangle$						
			//						

Figure 2,10.3 SIO Control Register and Status Register (2/2)



(1) Serial clock

a. Clock source

SIO0CR1<SCK> is able to select the following:

1. Internal clock

Any of seven frequencies can be selected. The serial clock is output to the outside on the $\overline{\text{SCK0}}$ pin. The $\overline{\text{SCK0}}$ pin goes high when transfer starts.

When data writing (in the transmit mode) or reading (in the receive mode or the transmit/receive mode) cannot keep up with the serial clock rate, there is a wait function that automatically stops the serial clock and holds the next shift operation until the read/write processing is completed.



Table 2.10.1	Serial Clock Rate
10010 2.10.1	



Figure 2.10.4 Clock Source (Internal clock)

2. External clock

An external clock connected to the $\overline{\text{SCK0}}$ pin is used as the serial clock. In this case, the P17 ($\overline{\text{SCK0}}$) must be set to the input mode. To ensure shifting, a pulse width of at least 4 machine cycles is required. This pulse is needed for the shift operation to execute certainly. Actually, there is necessary processing time for interrupting, writing, and reading. The minimum pulse is determined by setting the mode and the program.



b. Shift edge

The leading edge is used to transmit, and the trailing edge is used to receive.

1. Leading edge

Transmitted data are shifted on the leading edge of the serial clock (Falling edge of the $\overline{SCK0}$ pin input/output).

2. Trailing edge

Received data are shifted on the trailing edge of the serial clock (Rising edge of the $\overline{SCK0}$ pin input/output).



(2) Number of bits to transfer

Either 4-bit or 8-bit serial transfer can be selected. When 4-bit serial transfer is selected, only the lower 4 bits of the transmit/receive data buffer register are used. The upper 4 bits are cleared to "0" when receiving.

The data is transferred in sequence starting at the least significant bit (LSB).

(3) Number of words to transfer

Up to 8 words consisting of 4 bits of data (4-bit serial transfer) or 8 bits (8-bit serial transfer) of data can be transferred continuously. The number of words to be transferred is loaded to SIO0CR2<BUF>.

An INTSIO0 interrupt is generated when the specified number of words has been transferred. If the number of words is to be changed during transfer, the serial interface must be stopped before making the change. The number of words can be changed during automatic-wait operation of an internal clock. In this case, the serial interface is not required to be stopped.

SCK0 pin
SO0 pin $a_0 \sqrt{a_1} \sqrt{a_2} \sqrt{a_3}$
INTSIO0 interrupt
(a) 1 word transmit
SO0 pin $ \begin{array}{c} & \begin{array}{c} & \begin{array}{c} & \end{array} \\ & \begin{array}{c} & \end{array} \\ & \begin{array}{c} & \end{array} \\ & \begin{array}{c} & a_0 \end{array} \end{array} \\ & \begin{array}{c} a_1 \end{array} \\ & \begin{array}{c} & a_2 \end{array} \\ & \begin{array}{c} & a_3 \end{array} \\ & \begin{array}{c} & b_0 \end{array} \\ & \begin{array}{c} & b_1 \end{array} \\ & \begin{array}{c} & b_2 \end{array} \\ & \begin{array}{c} & b_3 \end{array} \\ & \begin{array}{c} & c_0 \end{array} \\ & \begin{array}{c} & c_1 \end{array} \\ & \begin{array}{c} & c_2 \end{array} \\ & \begin{array}{c} & c_3 \end{array} \end{array} $
INTSIO0 interrupt
(b) 3 words transmit
SCK0 pin
SI0 pin $ \underbrace{ \begin{array}{c} \begin{array}{c} \\ \\ \end{array} \\ \begin{array}{c} \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} $
INTSIO0 interrupt
(c) 3 words receive
Figure 2.10.6 Number of Bits to Transfer (Example: 4-bit serial transfer)

2.10.3 Transfer Mode

SIO0CR1<SIOM> is used to select the transmit, receive, or transmit/receive mode.

(1) 4-bit and 8-bit transmit modes

In these modes, the SIOOCR1 is set to the transmit mode and then the data to be transmitted first are written to the data buffer registers (DBR). After the data are written, the transmission is started by setting SIOOCR1<SIOS> to "1". The data are then output sequentially to the SOO pin in synchronous with the serial clock, starting with the least significant bit (LSB). As soon as the LSB has been output, the data are transferred from the data buffer register to the shift register. When the final data bit has been transferred and the data buffer register is empty, an INTSIOO (Buffer empty) interrupt is generated to request the next transmitted data.

When the internal clock is used, the serial clock will stop and an automatic-wait will be initiated if the next transmitted data are not loaded to the data buffer register by the time the number of data words specified with the SIO0CR2<BUF> has been transmitted. Writing even one word of data cancels the automatic-wait; therefore, when transmitting two or more words, always write the next word before transmission of the previous word is completed.

Note: Automatic-waits are also canceled by writing to a DBR not being used as a transmit data buffer register; therefore, during SIO do not use such DBR for other applications. For example, when 3 words are transmitted, do not use the DBR of the remained 5 words.

When an external clock is used, the data must be written to the data buffer register before shifting next data. Thus, the transfer speed is determined by the maximum delay time from the generation of the interrupt request to writing of the data to the data buffer register by the interrupt service program.

The transmission is ended by clearing SIO0CR1<SIOS> to "0" or setting SIO0CR1<SIOINH> to "1" in buffer empty interrupt service program. That the transmission has ended can be determined from the status of SIO0SR<SIOF> because SIO0SR<SIOF> is cleared to "0" when a transfer is completed.

When SIO0CR1<SIOINH> is set, the transmission is immediately ended and SIO0SR<SIOF> is cleared to "0".

When an external clock is used, it is also necessary to clear SIO0CR1<SIOS> to "0" before shifting the next data; otherwise, dummy data will be transmitted and the operation will end.

If it is necessary to change the number of words, SIO0CR1<SIOS> should be cleared to "0", then SIO0CR2<BUF> must be rewritten after confirming that SIO0SR<SIOF> has been cleared to "0".



Figure 2.10.8 Transmitted Data Hold Time at End of Transmit

(2) 4-bit and 8-bit receive modes

After setting the control registers to the receive mode, set SIO0CR1<SIOS> to "1" to enable receiving. The data are then transferred to the shift register via the SI pin in synchronous with the serial clock. When one word of data has been received, it is transferred from the shift register to the data buffer register (DBR). When the number of words specified with the SIO0CR2<BUF> has been received, an INTSIO0 (Buffer full) interrupt is generated to request that these data be read out. The data are then read from the data buffer registers by the interrupt service program.

When the internal clock is used, and the previous data are not read from the data buffer register before the next data are received, the serial clock will stop and an automatic-wait will be initiated until the data are read. A wait will not be initiated if even one data word has been read.

Note: Waits are also canceled by reading a DBR not being used as a received data buffer register is read; therefore, during SIO do not use such DBR for other applications.

When an external clock is used, the shift operation is synchronized with the external clock; therefore, the previous data are read before the next data are transferred to the data buffer register. If the previous data have not been read, the next data will not be transferred to the data buffer register and the receiving of any more data will be canceled. When an external clock is used, the maximum transfer speed is determined by the delay between the time when the interrupt request is generated and when the data received have been read.

The receiving is ended by clearing SIO0CR1<SIOS> to "0" or setting SIO0CR1<SIOINH> to "1" in buffer full interrupt service program. When SIO0CR1<SIOS> is cleared, the current data are transferred to the buffer. After SIO0CR1<SIOS >cleared, the receiving is ended at the time that the final bit of the data has been received. That the receiving has ended can be determined from the status of SIO0SR<SIOF>. SIO0SR<SIOF> is cleared to "0" when the receiving is ended. After confirmed the receiving termination, the final receiving data is read. When SIO0CR1<SIOINH> is set, the receiving is immediately ended and SIO0SR<SIOF> is cleared to "0". (The received data is ignored, and it is not required to be read out.)

If it is necessary to change the number of words in external clock operation, SIO0CR1<SIOS> should be cleared to "0" then SIO0CR2<BUF> must be rewritten after confirming that SIO0SR<SIOF> has been cleared to "0".

If it is necessary to change the number of words in internal clock, during automatic-wait operation which occurs after completion of data receiving, SIO0CR2<BUF>must be rewritten before the received data is read out.

Note:

The buffer contents are lost when the transfer mode is switched. If it should become necessary to switch the transfer mode, end receiving by clearing SIO0CR1<SIOS> to "0", read the last data and then switch the transfer mode.

	K───── Clear SIOS ─────
SIO0CR1 <sios></sios>	/
SIO0SR <siof></siof>	
SIO0SR <sef></sef>	
SCK0 pin (output)	
SI0 pin input $a_0 \sqrt{a_1} \sqrt{a_2} \sqrt{a_3} \sqrt{a_4} \sqrt{a_5} \sqrt{a_6}$	$\frac{a_7 b_0 b_1 b_2 b_3 b_4 b_5 b_6 b_7}{2}$
INTSIO0 interrupt	
DBR	A A A A A A A A A A A A A A A A A A A
	Read out Read out

Figure 2.10.9 Receive Mode (Example: 8 bits, 1 word, internal clock)

(3) 8-bit transmit/receive mode

After setting the control registers to the 8-bit transmit/receive mode, write the data to be transmitted first to the data buffer registers (DBR). After that, enable transceiving by setting <SIOS> to "1". When transmitting, the data are output from the SO0 pin at leading edges of the serial clock. When receiving, the data are input to the SI0 pin at the trailing edges of the serial clock. 8-bit data are transferred from the shift register to the data buffer register. An INTSIO0 interrupt is generated when the number of data words specified with the <BUF> has been transferred. The interrupt service program reads the received data from the data buffer register and then writes the data to be transmitted. The data buffer register is used for both transmitting and receiving; therefore, always write the data to be transmitted after reading the received data.

When the internal clock is used, a wait is initiated until the received data are read and the next data are written. A wait will not be initiated if even one data word has been written.

Note: The wait is also canceld by writing to a DBR not being used as a transmit data buffer registers; therefore, during SIO do not use such DBR for other applications.

When an external clock is used, the shift operation is synchronized with the external clock; therefore, it is necessary to read the received data and write the data to be transmitted next before starting the next shift operation. When an external clock is used, the transfer speed is determined by the maximum delay between generation of an interrupt request and the received data are read and the data to be transmitted next are written.

The transmit/receive operation is ended by clearing SIO0CR1<SIOS> to "0" or setting SIO0SR<SIOINH> to "1" in interrupt service program.

When SIO0CR1<SIOINH> is set, the transmit/receive operation is immediately ended and SIO0SR<SIOF> is cleared to "0".

If it is necessary to change the number of words in external clock operation, SIO0CR1<SIOS> should be cleared to "0", then SIO0CR2<BUF> must be rewritten after confirming that SIO0SR<SIOF> has been cleared to "0".

If it is necessary to change the number of words in internal clock, during automatic-wait operation which occurs after completion of transmit/receive operation, SIO0CR2<BUF> must be rewritten before reading and writing of the receive/transmit data.

Note: The buffer contents are lost when the transfer mode is switched. If it should become necessary to switch the transfer mode, end receiving by clearing SIO0CR1<SIOS> to "0", read the last data and then switch the transfer mode.







2.11 Serial Interface (SIO1)

The serial interface 1 is connected to external devices via pins P76 (SO1), P75 (SI1) and P77 ($\overline{SCK1}$). The serial interface pins are also used as port P7. When these pins are used as serial interface pins, the correspondence output latch should be set to "1". In the transmit mode, pin P75 can be used as normal I/O port, and in the receive mode, the pin P76 can be used as normal I/O ports.

2.11.4 Configuration



2.11.5 Control

The serial interface is controlled by SIO1 control registers (SIO1CR1/SIO1CR2). The serial interface status can be determined by reading SIO1 status register (SIO1SR).

The transmit and receive data buffer is controlled by the BUF (Bits 2 to 0 in SIO1CR2). The data buffer is assigned to address $0F90_{\rm H}$ to $0F97_{\rm H}$ for SIO in the DBR area, and can continuously transfer up to 8 words (Bytes or nibbles) at one time. When the specified number of words has been transferred, a buffer empty (in the transmit mode) or a buffer full (in the receive mode or transmit/receive mode) interrupt (INTSIO1) is generated.

When the internal clock is used as the serial clock in the 8-bit receive mode and the 8-bit transmit/receive mode, a fixed interval wait can be applied to the serial clock for each word transferred. Four different wait times can be selected with wait (Bits 4 and 3 in SIO1CR2).

	bl Register 1							
SIO1CR		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						
(0FA8 _H)) SIOS SIOINH	SIOM , , SCK , (Initial value:	0000 0000)					
		0: Stop						
SIOS	Indicate transfer start/stop	1: Start						
		0: Continue transfer						
SIOINH	Continue/Abort transfer	1: Abort transfer (Automatically cleared after abort)	>					
		000: 8-bit transmit mode						
		010: 4-bit transmit mode						
SIOM	Transfer mode select	100: 8-bit transmit/receive mode						
OIOW		101: 8-bit receive mode						
		110: 4-bit receive mode						
		Except the above: Reserved	Write					
		NORMAL1/2, IDLE1/2 Mode SLOW, SLEEP	only					
		DV7CK = 0 DV7CK = 1 Mode						
		000 fc/2 ¹³ fs/2 ⁵ fs/2 ⁵						
		001 fc/2 ⁸ fc/2 ⁸ -						
SCK	Serial clock select	010 fc/2 ⁷ fc/2 ⁷ –						
		011 fc/2 ⁶ fc/2 ⁶ –						
		-100 fc/2 ⁵ -						
		- 101 fc/2 ⁴ fc/2 ⁴ -						
		110 Reserved -						
		111 External clock (Input from SCK1 (P77) pin)						
Ν	lote 1: (fc: High-frequency clock	[Hz], fs: Low-frequency clock [Hz]						
Ν	lote 2: Set SIOS to "0" and SIC	DINH to "1" when setting the transfer mode or serial clock.						
		egister, which cannot access any of in read-modify-write instruction	on such as bit operate					
~	etc.							
	elc.							
SIO1 Status	Register							
SIO1SR		4 3 2 1 0						
(0FA9H		4 3 2 1 0 (Initial value:	00** ****)					
· · · ·		✓	,					
	Serial transfer operating status	0:Transfer terminated After SIOS is cleared to "0", SIOF is						
SIOF	monitor	1:Transfer in process	Read					
055		0:Shift operation terminated	only					
SEF	Shift operating status monitor	1:Shift operation in process						

Figure 2.11.2 SIO1 Control Register and Status Register (1/2)

SIO1 Contro	ol Register 2										
SIO1CR	2 7 6 5	4 3	2	1	0	-					
(0FA9 _H) ¦	WAIT		BUF	1	(Initial value:	***0 0000)				
		Always sets "00" ex	cept 8-bit tr	ansmit/re	eceive mo	ode.					
		00: T _f = T _D (Non-w	00: $T_f = T_D$ (Non-wait)								
WAIT	Wait control	01: T _f = 2T _D									
		10: $T_f = 4T_D$	(wait)								
		11: T _f = 8T _D					\mathcal{I}				
				SIO1	Data Buff	er (// / /					
		000: 1 word transfe		0F90H			Write				
		001: 2 words transf		1 to 0F91	\sim	only					
5.15		010: 3 words transf			1 to 0F92						
BUF	Number of transfer words	011: 4 words transf		I to 0F93		\frown					
		100: 5 words transf		0F90H to 0F94H							
		101: 6 words transf	0F90H to 0F95H								
		110: 7 words transf	110: 7 words transfer			0F90H to 0F96H 0F90H to 0F97H					
			-	Thean	1100-97						
	Note 1: T _f : Frame time,	T _D : Data transfer tim	e		2		2///				
	SCK1 pin			1)	1 / (5) / (
		T					~				
		Ŭ	Tr	1							
				\rightarrow	($(7/ \wedge)$					
		G	\mathcal{I}		\sim /	$\mathcal{S}(\mathcal{O})$					
	Note 2: The lower 4 bits	s of each buffer are us	ed during 4	-bit trans	fers. Zerc	os (0) are stored	to the upper 4bits when				
	receiving.										
	•	rts at the lowest address. Received data are also stored starting from the lowest address to									
	-	ress. For example, in	/			, •					
	-			$\langle \rangle$							
	Note 4: The value to be		/	~ 11	•						
	Note 5: SIO1CR2 must		~	11.	1						
	Note 6: SIO1CR2 is w	ite-only register, which	ch cannot a	ccess ar	ny of in re	ead-modify-write	instruction such as bit				
	operate, etc.		$(\overline{\Omega})$								
	Note 7: *: Don't care))							
			\sim								

Figure 2,11.3 SIO1 Control Register and Status Register (2/2)



(1) Serial clock

a. Clock source

 ${\rm SIO1CR1}{<}{\rm SCK}{>}\ {\rm is}\ {\rm able}\ {\rm to}\ {\rm select}\ {\rm the}\ {\rm following:}$

1. Internal clock

Any of seven frequencies can be selected. The serial clock is output to the outside on the $\overline{\text{SCK1}}$ pin. The $\overline{\text{SCK1}}$ pin goes high when transfer starts.

When data writing (in the transmit mode) or reading (in the receive mode or the transmit/receive mode) cannot keep up with the serial clock rate, there is a wait function that automatically stops the serial clock and holds the next shift operation until the read/write processing is completed.



Table 2.11.1 Serial Clock Rate

 Automatically wait function

 SCK1 pin output

 SO1 pin output

 a0

 a1

 a2

 a3

 b

 c

Figure 2.11.4 Clock Source (Internal clock)

2. External clock

An external clock connected to the $\overline{\text{SCK1}}$ pin is used as the serial clock. In this case, the P77 ($\overline{\text{SCK1}}$) must be set to the input mode. To ensure shifting, a pulse width of at least 4 machine cycles is required. This pulse is needed for the shift operation to execute certainly. Actually, there is necessary processing time for interrupting, writing, and reading. The minimum pulse is determined by setting the mode and the program.



b. Shift edge

The leading edge is used to transmit, and the trailing edge is used to receive.

1. Leading edge

Transmitted data are shifted on the leading edge of the serial clock (Falling edge of the $\overline{\text{SCK1}}$ pin input/output).

2. Trailing edge

Received data are shifted on the trailing edge of the serial clock (Rising edge of the SCK1 pin input/output).



(2) Number of bits to transfer

Either 4-bit or 8-bit serial transfer can be selected. When 4-bit serial transfer is selected, only the lower 4 bits of the transmit/receive data buffer register are used. The upper 4 bits are cleared to "0" when receiving.

The data is transferred in sequence starting at the least significant bit (LSB).

(3) Number of words to transfer

Up to 8 words consisting of 4 bits of data (4-bit serial transfer) or 8 bits (8-bit serial transfer) of data can be transferred continuously. The number of words to be transferred is loaded to SIO1CR2<BUF>.

An INTSIO1 interrupt is generated when the specified number of words has been transferred. If the number of words is to be changed during transfer, the serial interface must be stopped before making the change. The number of words can be changed during automatic-wait operation of an internal clock. In this case, the serial interface is not required to be stopped.

SO1 pin $a_0 \chi a_1 \chi a_2 \chi a_3$
INTSIO1 interrupt
(a) 1 word transmit
SO1 pin $ \begin{array}{c} & \begin{array}{c} & \begin{array}{c} & \end{array} \\ & \begin{array}{c} & \end{array} \\ & \begin{array}{c} & a_0 \\ \end{array} \\ & \begin{array}{c} a_1 \\ \end{array} \\ & \begin{array}{c} a_2 \\ \end{array} \\ & \begin{array}{c} a_3 \\ \end{array} \\ & \begin{array}{c} & b_0 \\ \end{array} \\ & \begin{array}{c} & b_1 \\ \end{array} \\ & \begin{array}{c} & b_2 \\ \end{array} \\ & \begin{array}{c} & b_3 \\ \end{array} \\ & \begin{array}{c} & c_0 \\ \end{array} \\ & \begin{array}{c} & c_1 \\ \end{array} \\ & \begin{array}{c} & c_2 \\ \end{array} \\ & \begin{array}{c} & c_3 \\ \end{array} \\ & \begin{array}{c} & a_0 \\ \end{array} \\ & \begin{array}{c} & a_1 \\ \end{array} \\ & \begin{array}{c} & a_2 \\ \end{array} \\ & \begin{array}{c} & a_3 \\ \end{array} \\ & \begin{array}{c} & b_0 \\ \end{array} \\ & \begin{array}{c} & b_1 \\ \end{array} \\ & \begin{array}{c} & b_2 \\ \end{array} \\ & \begin{array}{c} & b_3 \\ \end{array} \\ & \begin{array}{c} & c_0 \\ \end{array} \\ & \begin{array}{c} & c_1 \\ \end{array} \\ & \begin{array}{c} & c_2 \\ \end{array} \\ & \begin{array}{c} & c_3 \\ \end{array} \\ & \begin{array}{c} & \end{array} \\ & \begin{array}{c} & \end{array} \\ & \begin{array}{c} & a_0 \\ \end{array} \\ & \begin{array}{c} & a_1 \\ \end{array} \\ & \begin{array}{c} & a_2 \\ \end{array} \\ & \begin{array}{c} & a_2 \\ \end{array} \\ & \begin{array}{c} & a_2 \\ \end{array} \\ & \begin{array}{c} & a_1 \\ \end{array} \\ & \begin{array}{c} & a_2 \\ \end{array} \\ \\ & \begin{array}{c} & a_2 \\ \end{array} \\ & \begin{array}{c} & a_2 \\ \end{array} \\ \\ \\ & \begin{array}{c} & a_2 \\ \end{array} \\ \\ \end{array} \\ \\ \end{array} $ \\ \end{array} \\ \\ \end{array} \\ \\ \end{array} \\ \\
INTSIO1 interrupt
(b) 3 words transmit
SI1 pin $ \begin{array}{c} & \begin{array}{c} & \begin{array}{c} & \end{array} \\ & \begin{array}{c} & \end{array} \\ & \begin{array}{c} & a_0 \\ & a_1 \\ & a_2 \\ & a_3 \\ & \begin{array}{c} & b_0 \\ & b_1 \\ & b_2 \\ & b_1 \\ & b_2 \\ & b_3 \\ & \begin{array}{c} & c_0 \\ & c_1 \\ & c_2 \\ & c_3 \\ & \end{array} \\ \end{array} $
INTSIO1 interrupt
(c) 3 words receive
Figure 2.11.6 Number of Bits to Transfer (Example: 4-bit serial transfer)

2.11.6 Transfer Mode

SIO1CR1<SIOM> is used to select the transmit, receive, or transmit/receive mode.

(1) 4-bit and 8-bit transmit modes

In these modes, the SIO1CR1 is set to the transmit mode and then the data to be transmitted first are written to the data buffer registers (DBR). After the data are written, the transmission is started by setting SIO1CR1<SIOS> to "1". The data are then output sequentially to the SOO pin in synchronous with the serial clock, starting with the least significant bit (LSB). As soon as the LSB has been output, the data are transferred from the data buffer register to the shift register. When the final data bit has been transferred and the data buffer register is empty, an INTSIO1 (Buffer empty) interrupt is generated to request the next transmitted data.

When the internal clock is used, the serial clock will stop and an automatic-wait will be initiated if the next transmitted data are not loaded to the data buffer register by the time the number of data words specified with the SIO1CR2<BUF> has been transmitted. Writing even one word of data cancels the automatic-wait; therefore, when transmitting two or more words, always write the next word before transmission of the previous word is completed.

Note: Automatic waits are also canceled by writing to a DBR not being used as a transmit data buffer register; therefore, during SIO do not use such DBR for other applications. For example, when 3 words are transmitted, do not use the DBR of the remained 5 words.

When an external clock is used, the data must be written to the data buffer register before shifting next data. Thus, the transfer speed is determined by the maximum delay time from the generation of the interrupt request to writing of the data to the data buffer register by the interrupt service program.

The transmission is ended by clearing SIO1CR1<SIOS> to "0" or setting SIO1CR1<SIOINH> to "1" in buffer empty interrupt service program. That the transmission has ended can be determined from the status of SIO1SR<SIOF> because SIO1SR<SIOF> is cleared to "0" when a transfer is completed.

When SIO1CR1<SIOINH> is set, the transmission is immediately ended and SIO1SR<SIOF> is cleared to "0".

When an external clock is used, it is also necessary to clear SIO1CR1<SIOS> to "0" before shifting the next data; otherwise, dummy data will be transmitted and the operation will end.

If it is necessary to change the number of words, SIO1CR1<SIOS> should be cleared to "0", then SIO1CR2<BUF> must be rewritten after confirming that SIO1SR<SIOF> has been cleared to "0".

TOSHIBA



Figure 2.11.8 Transmitted Data Hold Time at End of Transmit

(2) 4-bit and 8-bit receive modes

After setting the control registers to the receive mode, set SIO1CR1<SIOS> to "1" to enable receiving. The data are then transferred to the shift register via the SI pin in synchronous with the serial clock. When one word of data has been received, it is transferred from the shift register to the data buffer register (DBR). When the number of words specified with the SIO1CR2<BUF> has been received, an INTSIO1 (Buffer full) interrupt is generated to request that these data be read out. The data are then read from the data buffer registers by the interrupt service program,

When the internal clock is used, and the previous data are not read from the data buffer register before the next data are received, the serial clock will stop and an automatic-wait will be initiated until the data are read. A wait will not be initiated if even one data word has been read.

Note: Waits are also canceled by reading a DBR not being used as a received data buffer register is read; therefore, during SIO do not use such DBR for other applications.

When an external clock is used, the shift operation is synchronized with the external clock; therefore, the previous data are read before the next data are transferred to the data buffer register. If the previous data have not been read, the next data will not be transferred to the data buffer register and the receiving of any more data will be canceled. When an external clock is used, the maximum transfer speed is determined by the delay between the time when the interrupt request is generated and when the data received have been read.

The receiving is ended by clearing SIO1CR1<SIOS> to "0" or setting SIO1CR1<SIOINH> to "1" in buffer full interrupt service program. When SIO1CR1<SIOS> is cleared, the current data are transferred to the buffer. After SIO1CR1<SIOS >cleared, the receiving is ended at the time that the final bit of the data has been received. That the receiving has ended can be determined from the status of SIO1SR<SIOF>. SIO1SR<SIOF> is cleared to "0" when the receiving is ended. After confirmed the receiving termination, the final receiving data is read. When SIO1CR1<SIO1NH> is set, the receiving is immediately ended and SIO1SR<SIOF> is cleared to "0". (The received data is ignored, and it is not required to be read out.)

If it is necessary to change the number of words in external clock operation, SIO1CR1<SIOS> should be cleared to "0" then SIO1CR2<BUF> must be rewritten after confirming that SIO1SR<SIOF> has been cleared to "0".

If it is necessary to change the number of words in internal clock, during automatic-wait operation which occurs after completion of data receiving, SIO1CR2<BUF> must be rewritten before the received data is read out.

Note: The buffer contents are lost when the transfer mode is switched. If it should become necessary to switch the transfer mode, end receiving by clearing SIO1CR1<SIOS> to "0", read the last data and then switch the transfer mode.

	← Clear SIOS –
SIO1CR1 <sios></sios>	j
SIO1SR <siof></siof>	
SIO1SR <sef></sef>	
SI1 pin input $(a_0 \chi a_1 \chi a_2 \chi a_3 \chi a_4 \chi a_5 \chi a_6)$	$\frac{\left(\frac{a_7}{b_0}\right) \left(\frac{b_1}{b_1}\right) \left(\frac{b_2}{b_3}\right) \left(\frac{b_4}{b_4}\right) \left(\frac{b_5}{b_5}\right) \left(\frac{b_6}{b_7}\right)}{b_6}$
INTSIO1 interrupt	
DBR	X a ↓ b Read out Read out
	Read out Read out

Figure 2.11.9 Receive Mode (Example: 8 bits, 1 word, internal clock)

(3) 8-bit transmit/receive mode

After setting the control registers to the 8 bit transmit/receive mode, write the data to be transmitted first to the data buffer registers (DBR). After that, enable transceiving by setting <SIOS> to "1". When transmitting, the data are output from the SOO pin at leading edges of the serial clock. When receiving, the data are input to the SIO pin at the trailing edges of the serial clock. 8 bit data are transferred from the shift register to the data buffer register. An INTSIO1 interrupt is generated when the number of data words specified with the <BUF> has been transferred. The interrupt service program reads the received data from the data buffer register is used for both transmitting and receiving; therefore, always write the data to be transmitted after reading the received data.

When the internal clock is used, a wait is initiated until the received data are read and the next data are written. A wait will not be initiated if even one data word has been written.

Note: The wait is also canceld by writing to a DBR not being used as a transmit data buffer registers; therefore, during SIO do not use such DBR for other applications.

When an external clock is used, the shift operation is synchronized with the external clock; therefore, it is necessary to read the received data and write the data to be transmitted next before starting the next shift operation. When an external clock is used, the transfer speed is determined by the maximum delay between generation of an interrupt request and the received data are read and the data to be transmitted next are written.

The transmit/receive operation is ended by clearing SIO1CR1<SIOS> to "0" or setting SIO1SR<SIOINH> to "1" in interrupt service program.

When SIO1CR1<SIOINH> is set, the transmit/receive operation is immediately ended and SIO1SR<SIOF> is cleared to "0".

If it is necessary to change the number of words in external clock operation, SIO1CR1<SIOS> should be cleared to "0", then SIO1CR2<BUF> must be rewritten after confirming that SIO1SR<SIOF> has been cleared to "0".

If it is necessary to change the number of words in internal clock, during automatic-wait operation which occurs after completion of transmit/receive operation, SIO1CR2<BUF> must be rewritten before reading and writing of the receive/transmit data.

Note: The buffer contents are lost when the transfer mode is switched. If it should become necessary to switch the transfer mode, end receiving by clearing SIO1CR1<SIOS> to "0", read the last data and then switch the transfer mode.







2.12 8-Bit AD Converter (ADC)

The TMP86CM25A has a 8-bit successive approximation type AD converter.

2.12.1 Configuration

The circuit configuration of the 8-bit AD converter is shown in Figure 2.12.1.

It consists of control registers ADCCR1 and ADCCR2, conversion result registers ADCDR1 and ADCDR2, a DA converter, a sample-and-hold circuit, a comparator, and a successive comparison circuit.



2.12.2 Register Configuration

The AD converter consists of the following four registers:

- AD converter control register 1 (ADCCR1)
- AD converter control register 2 (ADCCR2)
- AD conversion result register 1/2 (ADCDR1/ADCDR2)
- AD converter control register 1 (ADCCR1)
 This register selects the analog channels and operation mode in which to perform AD conversion and controls the AD converter as it starts operating.
- (2) AD converter control register 2 (ADCCR2) This register selects the AD conversion time and controls the connection of the DA converter (Ladder resistor network).
- (3) AD converted value register (ADCDR1) This register is used to store the digital value after being converted by the AD converter.
- (4) AD converted value register (ADCDR2)

This register is used to monitor the operating status of the AD converter.

The AD converter control register configurations are shown in Figure 2.12.2 and Figure 2.12.3.

100004	er Control Re	0									
ADCCR1	7	6 5	4	3	2	1	0	1			
(000E _H)	ADRS	AMD	AINDS		1	SẠIN	1	(Initial va	alue: 0001	0000)	
		1									
	ADRS	ADRS AD conversion start			0: –						
						Start					
						AD operatio		\sim			
	AMD	AD Operating r	node			Software sta	art mode		\geq		
					10: Reserved 11: Reserved						
						Analog inpu	t enable		S		-
	AINDS	Analog input co	ontrol			Analog inpu		\square	·		
					-	Selects AIN)) =		R/W
						Selects AIN					
					0010:	Selects AIN	2 ((
					0011:	Selects AIN	3	\bigcirc			
	SAIN	Analog input ch	nannel sele	ect		Selects AIN			(\sim	
						Selects AIN		\supset	2	$\langle \rangle$	
						Selects AIN			$\widehat{\boldsymbol{\Sigma}}$		
						Selects AIN Reserved	$\langle \wedge \rangle$	~	(\bigcirc)	\sim	
								"O"		\sim	
		elect analog inpu Vhen the analog i							<u> </u>	O	
		Ouring conversion							r all of the r	oins And no	ortnear
		o analog input, do			· ~ / /						in the ar
		he ADRS is auto						\sim	9		
		o not set ADRS							e setting A	DRS newly	again,
		heck ADCDR2 <e< td=""><td></td><td></td><td></td><td>/</td><td>mpleted or</td><td>wait until</td><td>the interru</td><td>ot signal (IN</td><td>TADC)</td></e<>				/	mpleted or	wait until	the interru	ot signal (IN	TADC)
		generated (e.g.,					\frown	\sim			
		fter STOP or SLO							CR1) is al	l initialized.	
	Т	herefore, set the	ADCCR1	newly a		r oviting the					
					gain ane		se modes.	/			
			(\bigcirc		e exiting the	se modes				
AD Converter			G	\bigcirc)						
ADCCR2	r Control Reo	6 5	4) 2		0	/		0000)	
			4	\bigcirc)		0	/	alue: **00	0000)	
ADCCR2		6 5		\bigcirc) 		0	(Initial v	alue: **00	0000)	
ADCCR2	7	6 5 IREFON	7	3	2 ACP	A A A A A A A A A A A A A A A A A A A	0 0" 	(Initial va		0000)	
ADCCR2		6 5	Ladder res	3	2 , ACP Inputtir 0:	ng current to Connected of	0 "0" the ladder only during	(Initial va		0000)	
ADCCR2	7	6 5 IREFON DA converter (Ladder res	3	2 , ACP Inputtir 0:	ng current to Connected of Always conn	0 "0" the ladder only during nected	(Initial van de la conve	ersion		
ADCCR2	7	6 5 IREFON DA converter (Ladder res	3	2 , ACP Inputtir 0:	ng current to Connected of Always conn Conversion	0 "0" the ladder only during nected	(Initial va r resistor AD conve	ersion fc =	fc =	
ADCCR2	7	6 5 IREFON DA converter (Ladder res	3	2 , ACH Inputtir 0: 1: ACK	ng current to Connected of Always conn	0 "0" the ladder only during nected	(Initial va resistor AD conve fc = 8 MHz	fc = 4 MHz		
ADCCR2	7	6 5 IREFON DA converter (Ladder res	3	2 , ACH Inputtir 0: 1: ACK 000	ng current to Connected of Always conn Conversion	$\begin{array}{c} 0 \\ \hline 0 \\ \hline$	(Initial va resistor AD conve fc = 8 MHz Reserved	fc = 4 MHz	fc =	
ADCCR2	7	6 5 IREFON DA converter (Ladder res	3	2 , ACH Inputtir 0: 1: ACK 000 001	1 g current to Connected of Always cont Conversion time	$\begin{array}{c} 0 \\ \hline 0 \\ \hline$	(Initial va resistor AD conve fc = 8 MHz	fc = 4 MHz	fc = 1 MHz	R/W
ADCCR2	7	6 5 IREFON DA converter (Ladder res	3 sistor)	2 , ACF Inputtir 0: 1: 1: ACK 000 001 010	1 ag current to Connected of Always com Conversior time 76/fc	$\begin{array}{c} 0 \\ \hline 0 \\ \hline$	(Initial va resistor AD conve fc = 8 MHz Reserved	fc = 4 MHz	fc = 1 MHz 76.0 μs	R/W
ADCCR2	IREFON	6 5 IREFON DA converter (connection cor	Ladder res	3 sistor)	2 , ACH Inputtir 0: 1: ACK 000 001 010 011	1 1 1 1 1 1 1 1 1 1 1 1 1 1	$\begin{array}{c} 0 \\ \hline 0 \\ \hline$	(Initial va resistor AD conve fc = 8 MHz Reserved Reserved - -	fc = 4 MHz - 38.0 μs	fc = 1 MHz	R/W
ADCCR2	IREFON	6 5 IREFON DA converter (connection cor	Ladder res	3 sistor)	2 ACH 0: 1: ACK 000 001 010 011 100	1 g current to Connected of Always conn Conversion time 76/fc 152/fc 304/fc	0 "0" the ladder only during hected fc = 16 MHz - - - -	(Initial va resistor AD conve fc = 8 MHz Reserved Reserved - - - 38.0 µs	fc = 4 MHz - 38.0 μs 76.0 μs	fc = 1 MHz 76.0 μs	R/W
ADCCR2	IREFON	6 5 IREFON DA converter (connection cor	Ladder res	3 sistor)	2 , ACH 0: 1: ACK 000 001 010 011 100 101	1 g current to Connected of Always com Conversior time 76/fc 152/fc 304/fc 608/fc	$\begin{array}{c} 0\\ \text{"0"}\\ \text{"0"}\\ \text{the ladded only during hected}\\ \text{n fc} = \\ 16 \text{ MHz}\\ \end{array}$	(Initial va resistor AD conve fc = 8 MHz Reserved Reserved - - 38.0 μs 76.0 μs	fc = 4 MHz - 38.0 μs	fc = 1 MHz 76.0 μs	R/W
ADCCR2	IREFON	6 5 IREFON DA converter (connection cor	Ladder res	3 sistor)	2 ACF 0: 1: 1: ACK 000 001 010 011 100 101 110	1 g current to Connected of Always conn Conversion time 76/fc 152/fc 304/fc	0 	(Initial va r resistor AD conve fc = 8 MHz Reserved Reserved - 38.0 µs 76.0 µs 152.0 µs	fc = 4 MHz - 38.0 μs 76.0 μs	fc = 1 MHz 76.0 μs	R/W
ADCCR2	IREFON	6 5 IREFON DA converter (connection con AD conversion	Ladder res trol	3 sistor)	2 ACF 0: 1: ACK 000 001 010 011 100 101 110 111	1 ng current to Connected of Always com Conversior time 76/fc 152/fc 304/fc 608/fc 1216/fc	0 	(Initial va resistor AD conve fc = 8 MHz Reserved Reserved - - 38.0 μs 76.0 μs	fc = 4 MHz - 38.0 μs 76.0 μs	fc = 1 MHz 76.0 μs	R/W
ADCCR2	IREFON ACK Note 1: S	6 5 IREFON DA converter (connection con AD conversion	time select	sistor)	2 ACH 0: 1: ACK 000 001 010 011 100 101 110 111 e inhibite	ag current to Connected of Always com Conversion time 76/fc 152/fc 304/fc 608/fc 1216/fc ed.	0 	(Initial values of the second	fc = 4 MHz - 38.0 μs 76.0 μs	fc = 1 MHz 76.0 μs	R/W
ADCCR2	IREFON ACK Note 1: S	6 5 IREFON DA converter (connection con AD conversion AD conversion ettings for "-" in the conversion time	time select	3 sistor) t table ano	2 ACH Inputtin 0: 1: ACK 000 001 010 011 100 101 110 111 e inhibite ence volt	q current to Connected of Always com Conversior time 76/fc 152/fc 304/fc 608/fc 1216/fc age (VAREF	0 	(Initial values of the second	fc = 4 MHz - 38.0 μs 76.0 μs	fc = 1 MHz 76.0 μs	R/W
ADCCR2	IREFON ACK Note 1: S	6 5 IREFON DA converter (connection concerning) AD conversion AD conversion intettings for "→" in the conversion time VAREF	time select the above the by analoce = 2.7 to 3.6	3 sistor) t table arro	2 , ACH Inputtir 0: 1: ACK 000 001 010 011 100 101 110 111 110 111 e inhibite ence volt	1 g current to Connected of Always conn Conversior time 76/fc 152/fc 304/fc 608/fc 1216/fc 1216/fc cd. rage (VAREF nore)	0 	(Initial values of the second	fc = 4 MHz - 38.0 μs 76.0 μs	fc = 1 MHz 76.0 μs	R/W
ADCCR2	IREFON ACK Note 1: S Note 2: S	6 5 IREFON DA converter (connection con AD conversion AD conversion ettings for "—" in tet conversion tim VAREF = VAREF	time select the above the above the by analo = 2.7 to 3.6 = 1.8 to 3.6	3 sistor) t t table an og refere s V (38.0 o V (124	2 ACH Inputtir 0: 1: ACK 000 001 010 011 100 101 110 111 e inhibite ence volt 0 µs or m .8 µs or f	1 ag current to Connected of Always cont Conversior time 76/fc 152/fc 304/fc 608/fc 1216/fc age (VAREF nore) more)	$\begin{array}{c} 0 \\ \text{"0"} \\ \text{"0"} \\ \text{the ladder only during hected} \\ \text{n fc} = \\ 16 \text{ MHz} \\ \hline \\ 38.0 \mu\text{s} \\ 76.0 \mu\text{s} \\ \text{rs} \end{array}$	(Initial values of the second	fc = 4 MHz - 38.0 μs 76.0 μs	fc = 1 MHz 76.0 μs	R/W
ADCCR2	IREFON ACK Note 1: S Note 2: S	6 5 IREFON DA converter (connection concerning) AD conversion AD conversion intettings for "_" in the conversion time VAREF = VAREF = Juays set bit0 in	time select the above the above the above a by analo = 1.8 to 3.6 ADCCR2 t	3 sistor) t t table and og refere o V (38.0 o V (124 o "0" and	2 ACH Inputtir 0: 1: ACK 000 011 010 011 100 101 110 111 100 101 110 111 .8 µs or m .8 µs or m .8 µs or m	1 ag current to Connected of Always conn Conversior time 76/fc 152/fc 304/fc 608/fc 1216/fc age (VAREF nore) more) 4 in ADCCF	$\begin{array}{c} 0 \\ - 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0$	(Initial va resistor AD conve fc = 8 MHz Reserved Reserved - 38.0 µs 76.0 µs 152.0 µs Reserved s.	rsion fc = 4 MHz 38.0 μs 76.0 μs 152.0 μs -	fc = 1 MHz 76.0 μs 152.0 μs - - -	R/W
ADCCR2	T IREFON ACK Note 1: S Note 2: S Note 2: S	6 5 IREFON DA converter (connection concerning) AD conversion AD conversion intettings for "-" in the conversion time VAREF = Uways set bit0 in Vhen a read instruction	time select the above = 2.7 to 3.6 ADCCR2 t uction for A	3 sistor) t table and og refere 5 V (38.0 5 V (124 o "0" and ADCCR:	2 ACH Inputtir 0: 1: ACK 000 011 010 011 100 101 110 111 100 101 110 111 .8 µs or m .8 µs or m .8 µs or m	1 ag current to Connected of Always conn Conversior time 76/fc 152/fc 304/fc 608/fc 1216/fc age (VAREF nore) more) 4 in ADCCF	$\begin{array}{c} 0 \\ - 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0$	(Initial va resistor AD conve fc = 8 MHz Reserved Reserved - 38.0 µs 76.0 µs 152.0 µs Reserved s.	rsion fc = 4 MHz 38.0 μs 76.0 μs 152.0 μs -	fc = 1 MHz 76.0 μs 152.0 μs - - -	R/W
ADCCR2	7 IREFON ACK ACK Note 1: S Note 2: S Note 3: A Note 4: W Note 5: for	6 5 IREFON DA converter (connection concerning) AD conversion AD conversion intettings for "_" in the conversion time VAREF = Ways set bit0 in Vhen a read instruct High-frequency	time select the above = 2.7 to 3.6 = 1.8 to 3.6 ADCCR2 t uction for A r clock [Hz]	3 sistor) t t table and og refere 5 V (38.0 5 V (124 o "0" and ADCCR:	2 ACr Inputtir 0: 1: ACK 000 011 010 011 100 101 110 101 110 111 2. μs or m .8 μs or m .8 μs or m .8 μs or m	1 ag current to Connected of Always connected Always connected Conversion time 76/fc 152/fc 304/fc 608/fc 1216/fc age (VAREF nore) more) 4 in ADCCF to 7 in ADC	$\begin{array}{c} 0 \\ \hline \\ 0^{\circ} \\$	(Initial values of the second	rsion fc = 4 MHz 38.0 μs 76.0 μs 152.0 μs –	fc = 1 MHz 76.0 μs 152.0 μs - - -	R/W
ADCCR2	7 IREFON ACK ACK Note 1: S Note 2: S Note 3: A Note 4: W Note 5: fc Note 6: A	6 5 IREFON DA converter (connection concerning) AD conversion AD conversion intettings for "-" in the conversion time VAREF = Uways set bit0 in Vhen a read instruction	time select the above the above = 2.7 to 3.6 = 1.8 to 3.6 ADCCR2 t uction for A c clock [Hz] OW mode	3 sistor) t table and og refere 5 V (38.0 5 V (124 o "0" and ADCCR: are star	2 ACF Inputtir 0: 1: ACK 000 011 010 011 100 101 110 101 110 111 100 101 111 8 μs or m .8 μs or m .8 μs or m .8 μs or m .8 μs or m	1 c connected of Always common Conversion time 76/fc 152/fc 304/fc 608/fc 1216/fc 1216/fc ed. rage (VAREF more) more) 4 in ADCCF to 7 in ADC converter co	$\begin{array}{c} 0 \\ "0" \\ "0" \\ \hline \\ 0 \\ \hline \\ 1 \\ 16 \\ \hline $	(Initial values of the second	rsion fc = 4 MHz 38.0 μs 76.0 μs 152.0 μs –	fc = 1 MHz 76.0 μs 152.0 μs - - -	R/W

Figure 2.12.2 AD Converter Control Register

AD Conversio	on Result R	legister								
ADCDR1	7	6	5	4	3	2	1	0		
(0020 _H)	AD07	AD06	AD05	AD04	AD03	AD02	AD01	AD00	(Initial value: 0000 0000)	
									-	
ADCDR2	7	6	5	4	3	2	1	0		
(0021 _H)			EOCF	ADBF		 !			(Initial value: **00 ****)	
									\sim	
						0: Before or during conversion				
	EOCF	EOCF AD conversion end flag				1: Conversion completed Read				
						0: Du	ring stop o	of AD con	version	only
	ADBF	AD co	nversion	busy flag			ring AD co			
	Note 1:	The FOC	F is clear	ed to "0"	when rea	ding the A	<u> </u>		$(\sqrt{3})$	<u> </u>
						•		OCDR2 m	ore first than ADCDR1.	
	Note 2:		,					10	en the AD conversion is finished	I. It also
		is cleared	d upon en	tering ST	OP or SLO	OW mode			\bigcirc	
	Note 3:	If a read	instructior	n is execu	ted for AE	DCDR2, re	ead data o	f bits 7, 6	and 3 to 0 are unstable.	

Figure 2.12.3 AD Converter Result Register

2.12.3 AD Converter Operation

- (1) Set up the AD converter control register 1 (ADCCR1) as follows:
 - Choose the channel to AD convert using AD input channel select (SAIN).
 - Specify analog input enable for analog input control (AINDS).
 - Specify AMD for the AD converter control operation mode.
- (2) Set up the AD converter control register 2 (ADCCR2) as follows:
 - Set the AD conversion time using AD conversion time (ACK). For details on how to set the conversion time, refer to Note 2 for AD converter control register 2.
 - Choose IREFON for DA converter control.
- (3) After setting up (1) and (2) above, set AD conversion start (ADRS) of AD converter control register 1 (ADCCR1) to "1".
- (4) After an elapse of the specified AD conversion time, the AD converted value is stored in AD conversion result register 1 (ADCDR1), and then the AD conversion end flag (EOCF) of AD conversion result register 2 (ADCDR2) is set to "1", upon which time AD conversion interrupt INTADC is generated.

(5) EOCF is cleared to "0" by a read of the conversion result. However, if reconverted before a register read, although EOCF is cleared the previous conversion result is retained until the next conversion is completed.

2.12.4 AD Converter Operation Modes

(1) Software start mode

After setting ADCCR1<AMD> to "01B" (Software start mode), set ADCCR1<ADRS> to "1". AD conversion of the voltage at the analog input pin specified by ADCCR1<SAIN> is thereby started.

After completion of the AD conversion, the conversion result is stored in AD conversion result registers (ADCDR1) and at the same time ADCDR2<EOCF> is set to "1", the AD conversion finished interrupt (INTADC) is generated.

ADCCR1<ADRS> is automatically cleared to "0" after AD conversion has started. Do not set ADCCR1<ADRS> newly again (Restart) during AD conversion. Before setting ADCCR1<ADRS> newly again, check ADCDR2<EOCF> to see that the conversion is completed or wait until the interrupt signal (INTADC) is generated (e.g., interrupt handling routine).



Figure 2.12.4 Operation in Software Start Mode

2.12.5 STOP and SLOW Modes during AD Conversion

When the STOP or SLOW mode is entered forcibly during AD conversion, the AD convert operation is suspended and the AD converter is initialized (ADCCR1 and ADCCR2 are initialized to initial value). Also, the conversion result is indeterminate. (Conversion results up to the previous operation are cleared, so be sure to read the conversion results before entering STOP or SLOW mode.) When released from STOP or SLOW mode, AD conversion is not automatically restarted. Therefore, when the AD converter is used again, it is necessary to restart AD conversion (Set ADCCR1<ADRS> to "1"). Note that since the analog reference voltage is automatically disconnected, there is no possibility of current flowing into the analog reference voltage. Example: After selecting the conversion time of 38.0 µs at 16 MHz and the analog input channel AIN3 pin, perform AD conversion once. After checking EOCF, read the converted value, store 8 bits data in address 009FH on RAM. The operation mode is software start mode.

	; AIN SELE	CI		
	LD	(P6CR), 0000000B	;	P6CR bit3 = 0.
	LD	(P6DR), 0000000B	;	P6DR bit3 = 0.
	LD	(ADCCR1), 00100011E	3;	Select AIN3.
	LD	(ADCCR2), 11011010E	3;	Select conversion time (608/fc) and operation mode.
	; AD CONV	ERT START		
	SET	(ADCCR1). 7	;	ADRS = 1.
SLOOP:	TEST	(ADCDR2). 5	\sim	EOCF = 1 ?
	JRS	T, SLOOP		
	; RESULT I	DATA READ	((
	LD	A, (ADCDR1)		()
	LD	(9FH), A	$\langle \rangle$	\subseteq

2.12.6 Analog Input Voltage and AD Conversion Result

The analog input voltage is corresponded to the 8-bit digital value converted by the AD as shown in Figure 2.12.5.





2.12.7 Precautions about AD Converter

(1) Analog input pin voltage range

Make sure the analog input pins (AIN0 to AIN7) are used at voltages within VSS below VAREF. If any voltage outside this range is applied to one of the analog input pins, the converted value on that pin becomes uncertain. The other analog input pins also are affected by that.

(2) Analog input shared pins

The analog input pins (AIN0 to AIN7) are shared with input/output ports. When using any of the analog inputs to execute AD conversion, do not execute input/output instructions for all other ports. This is necessary to prevent the accuracy of AD conversion from degrading. Not only these analog input shared pins, some other pins may also be affected by noise arising from input/output to and from adjacent pins.

(3) Noise countermeasure

The internal equivalent circuit of the analog input pins is shown in Figure 2.12.6. The higher the output impedance of the analog input source, more easily they are susceptible to noise. Therefore, make sure the output impedance of the signal source in your design is $5 \text{ k}\Omega$ or less. Toshiba also recommends attaching a capacitor external to the chip.





2.13 Key-on Wakeup (KWU)

In the TMP86CM25A, the STOP mode must be released by not only P20 ($\overline{INT5}/\overline{STOP}$) pin but also P64 to P67 pins.

When the STOP mode is released by P64 to P67 pins, the P20 ($\overline{INT5}/\overline{STOP}$) pin needs to be used.

2.13.1 Configuration



- Note: STOP pin doesn't have the control register such as STOPCR, so when STOP mode is released by STOPx (x: 2 to 5), STOP pin should be used as STOP function. (The P20 must be input to "0" level.)



2.13.2 Control

P64 to P67 (STOP2 to STOP5) pin can controlled by key-on wakeup control register (STOPCR). It can be configured as enable/disable in one-bit unit. When those pins are used for releasing STOP mode, those pins must be set input mode.

STOP mode can be entered by setting up the system control register1 (SYSCR1), and can be exited by detecting low level of STOP2 to STOP5 pins, which are enabled by STOPCR, for releasing STOP mode (Note 1). Also, because each level of the STOP2 to STOP5 can be confirmed by reading P6DR, check all STOP2 to STOP5 pins that is enabled by STOPCR before the STOP mode is started.

- Note 1: When the STOP mode is used by edge-sensitive mode (SYSCR1<RELM> = "0"), all bit of STOPCR (STOP2 to STOP5) should be cleared to "0".
- Note 2: When the STOP pin input is high or STOP2 to STOP5 pin input which is enabled by STOPCR is low, executing an instruction which starts STOP mode will not place in STOP mode but instead will immediately start the release sequence (Warm-up).

Terreinal Marra	a a Dath Tamain al	SYSCR1 <relm> = "1"</relm>	SYSCR1 <relm> = "0"</relm>			
Terminal Name	as Both Terminal	Release Edge (Level)				
STOP	P20/ INT5	"H" level (Note2)	Rising edge			
STOP2	P64/AIN4	"L" level	Do not use key-on			
STOP3	P65/AIN5	(Note 2)	wakeup function			
STOP4	P66/AIN6		(Note 1)			
STOP5	P67/AIN7					

Table 2.13.1 Input Edge (Level) of Stop Mode Release

Key-on Wakeu	p Control F	Register			Ľ	\wedge				
STOPCR	7	6	5 ((4)	3	2	1	0	_	
(0F9A _H)	STOP5	STOP4	STOP3	STOP2	[- / {	<u> </u>	(Initial value: 0000 *	***)
			(\mathcal{O})	$\langle \rangle$					-	
	STOP5	Stop	ando rologi	sed by P67	nort	0: Di	isable			
	310F3		loue releas	Seu by FOI	pon	(// \$1:Ei	nable			
	STOP4	Ston		sed by P66	nort	0: Di	sable			
	310F4	Stopm		seu by Foo	por	1: Ei	nable			Write
	STOP3	Stop		sed by P65	nort		sable			only
		Stop II	loue releas	Seu by F 00	pon	1: Ei	nable			
	STOP2	Stop n	node relea	sed by P64	nort	0: Di	sable			
	31012			Sed by 1 04	pon	1: Ei	nable			
	$(\bigcirc$			J^{ν}						

Figure 2.13.2 Key-on Wakeup Control Register

2.14 LCD Driver

The TMP86CM25A incorporates a driver to directly drive the liquid crystal display (LCD) and its control circuit. The connecting pins with the LCD are as shown below:

- (1) Segment output pin 40 pins (SEG39 to SEG0)
- (2) Segment output/I/O port pin (shared) 20 pins (SEG59 to SEG40)
- (3) Common output pin
- (4) Common output I/O port pin (shared) 11 pins (COM15 to COM5)

5 pins (COM4 to COM0)

In addition, C0, C1, V1, V2, V3 and V4 are provided as the LCD drive booster circuit pins. The following three types of LCD can be driven directly:

- (1) 1/4 duty LCD: Maximum 240 pixels (60 segments × 4 digits)
- (2) 1/8 duty LCD: Maximum 480 pixels (60 segments × 8 digits)
- (3) 1/16 duty LCD: Maximum 960 pixels (60 segments × 16 digits)

2.14.1 Configuration of LCD Driver



Figure 2.14.1 LCD Driver Block Diagram

Note: The LCD driver circuit has a built-in dedicated divider circuit. Thus, during use of the tool, LCD outputting is not stopped by debugger break processing.

2.14.2 Controlling LCD Driver

The LCD driver is controlled by the LCD control register 1 (LCDCTL1) and the LCD control register 2 (LCDCTL2). The display of the LCD driver is enabled by DISST.

LCD Control Register 1							
	76	5 4 3 2	1	0			
LCDCTL1							
(0027 _H)							
	DUTY7 DUTY5	Select duty.	1000: 1 1001: F 1010: 1	Reserved			
	DUTY4 DUTY3		1101: F 1110: 1	Reserved Reserved /16 duty Reserved			R/W
	REFV	Sets LCD reference voltage.		\leq VDD D < V4 \leq 3.6 V			
	BRES	Sets booster circuit.		oster circuit disa	(INOLE 4)		
	DISST	Controls LCD display.		D display blank D display enabl		~	
	Note 1: Af	ter reset, <dutys> are set to "00</dutys>	000" (Init	ial value: Reserv	ved). Set the duty as ap	propriate for LCD	panel.
		witch <refv> according to VDD.</refv>					
		e device. Caution is especially re	()			lien eadenig aan	age to
			· / ·			wel	
	Note 3: If <disst> is set to "0" (LCD display blanking), all SEG/COM pins become VSS level. Note 4: When <refv> for the LCD reference voltage <refv> is set to "0", always make sure the reference power</refv></refv></disst>						
				ge <11L1 V / 13 3	et to o , always make s		power
		ipply is entered from the V4 pin.		$\langle \rangle$			
	NOTE 5: RE	eserved: Not to be set.					
LCD Control R	eaister 2			$\sim \sim \sim \sim \sim \sim \sim \sim $			
	-						
LCDCTL2	7 6						
(0028 _H)	·		ZVFSEL		/alue: **** *011)		
(00201)				NORMAL1, IDLE1 Mode	NORMAL2, IDLE2, SLOW2, SLEEP2	SLOW1, SLEEP1	
	$\sim \sim$				Mode	Mode	
	VFSEL	Selects base frequency for	000:	fc/2 ⁹	fc/2 ⁹	-	R/W
	UT OEL	frame frequency.	001: 010:	fc/2 ⁸ fc/2 ⁷	$fc/2^8$	_	1.7.44
~	(\bigcirc)		010:	fc/2 ⁶	fc/2 ⁷ fc/2 ⁶	_	
			1**:	-	fs	fs	
	Note: Se	t the LCD control register 2 acco					
\square		er Table 2.14.1.	ording to	operating frequ	ency. For details of the	actual frame frec	luency,
	\rightarrow						

Figure 2.14.2 LCD Driver Control Register

(1) Frame frequency

The frame frequency is set depending on the driving method and the base frequency as shown in Table 2.14.1.

The base frequency is selected with LCDCTL2<VFSEL> depending on the basic clock frequencies fc and fs to be used.

VFSEL	Base Frequency [Hz]	Frame Frequency [Hz]						
VISLL	Dase i requency [riz]	1/4 duty	1/8 duty	1/16 duty				
	fc	fc	of	fc				
000	2 ⁹	$2^9 \bullet 84 \bullet 4$	2 ⁹ • 42 • 8	2 ⁹ • 21 • 16				
	(fc = 16 MHz)	93	93	93				
	fc	fc	fc	fc				
001	2 ⁸	$2^8 \bullet 84 \bullet 4$	$2^8 \cdot 42 \cdot 8$	2 ⁸ • 21 • 16				
	(fc = 8 MHz)	93	93	93				
010	fc	fc	fc	fc				
	27	$2^7 \bullet 84 \bullet 4$	27 • 42 • 8	2 ⁷ •21•16				
	(fc = 4 MHz)	93	93	93				
	fc	fc	fc C	fc				
011	2 ⁶	$2^6 \cdot 84 \cdot 4$	2 ⁶ •42•8	2 ⁶ • 21 • 16				
	(fc = 2 MHz)	93	93	93				
1**	fs	fs	fs	fs				
	10	84•4	42 • 8	21 • 16				
	(fs = 32.768 kHz)	97.5	97.5	97.5				

Table 2 14 1	Frame Frequency Settings	2
10010 2.14.1	Traine Trequency Settings	2

Note 1: fc: High-frequency clock frequency [Hz], fs: Low-frequency clock frequency [Hz]

Note 2: Although this product is guaranteed to operate at fc = 1.32 [MHz] or less is not recommended for LCD display as the frame frequency becomes 61 [Hz] or less.

2.14.3 LCD Booster Circuit

(1) LCD booster circuit

The TMP86CM25A can boost (Divide) the externally-supplied reference voltage using the built-in booster circuit as a power supply for driving the LCD. When V2 pin is the reference voltage, the inputted reference voltage is divided/boosted by 1/2 time (V1), 3/2 times (V3) and two times (V4). Likewise, when V3 pin or V4 pin is the reference, the inputted reference voltage is boosted/divided and the voltage ratio is V1 × 4 = V2 × 2 = $V3 \times (4/3) = V4$. As this circuit uses a 4-times boosting method, the bias ratio is 1/4 only.

2.14.4 Methods of Connecting LCD Booster Circuit

(1) Method of connecting booster circuit by using a regulator

If VDD is not stable because it is battery-driven, etc., we recommend a connection method using a regulator as shown below in order to preserve the quality of display.



Figure 2.14.3 Method of Connecting Booster Circuit by Using a Regulator

Note: For use with VDD \ge V4 (LCDCTL1<REFV> = 0), always make sure the reference power supply is entered from V4.

(2) Method of connecting booster circuit without using a regulator

If stable VDD supply is achieved (VDD \ge V4), the booster circuit can be connected without using a regulator as shown below. In this case, set LCDCTL1<REFV> to "0" and make sure the reference power supply is entered from the V4 pin.





2.14.5 LCD Display Operation

(1) Setting display data

Display data is stored in display data area (128 bytes in addresses 0F00H to 0F7FH) provided in DBR.

Display data stored in the display data area is automatically read by hardware and sent to the LCD driver. The LCD driver generates segment and common signals according to display data and the driving method. Thus, display patterns can be changed simply by rewriting the contents of display data area in the program.

Figure 2.14.5 shows the correspondence between display data areas and SEG/COM pins. The light comes on when display data is "1" and it goes out when "0". Because the number of pixels that can be driven varies with the method of driving the LCD, the number of bytes in the display data area used to store display data also varies. Thus, bytes not used to store display data and data memory corresponding to ddresses not connected to the LCD can be used for storing generally processed data. (See Table 2.14.2)

Note: Because the contents of display data area become unstable at powering on, execute the initialize routine for the initial setting.

0F00H	0F10H	0F20H	0F30H	0F40H	0F50H	0F60H	0F70H	COM0
0F01H	0F11H	0F21H	0F31H	0F41H	0F51H	0F61H	0F71H	COM1
0F02H	0F12H	0F22H	0F32H	0F42H	0F52H	0F62H	0F72H	COM2
0F03H	0F13H	0F23H	0F33H	0F43H	0F53H	0F63H	0F73H	COM3
0F04H	0F14H	0F24H	0F34H	0F44H	0F54H	0F64H	0F74H	COM4
0F05H	0F15H	0F25H	0F35H	0F45H	0F55H	0F65H 🔨	0F75H	COM5
0F06H	0F16H	0F26H	0F36H	0F46H	0F56H	0F66H	0F76H	COM6
0F07H	0F17H	0F27H	0F37H	0F47H	0F57H	0F67H	0F77H	COM7
0F08H	0F18H	0F28H	0F38H	0F48H	0F58H	0F68H	0F78H	COM8
0F09H	0F19H	0F29H	0F39H	0F49H	0F59H	0F69H	0F79H	COM9
0F0AH	0F1AH	0F2AH	0F3AH	0F4AH	0F5AH 🔇	0F6AH	0F7AH	COM10
0F0BH	0F1BH	0F2BH	0F3BH	0F4BH	0F5BH	0F6BH	OF7BH	COM11
0F0CH	0F1CH	0F2CH	0F3CH	0F4CH	0F5CH	0F6CH	0F7CH	COM12
0F0DH	0F1DH	0F2DH	0F3DH	0F4DH	0F5DH	0F6DH	0F7DH	COM13
0F0EH	0F1EH	0F2EH	0F3EH	0F4EH	0F5EH	0F6EH	0F7EH	COM14
0F0FH	0F1FH	0F2FH	0F3FH	0F4FH	0F5FH	0F6FH	OF7FH	COM15
SEG7	SEG15	SEG23	SEG31	SEG39	SEG47	SEG55	SEG59	
to	to	to	to	to	((to/ <	to	to	\geq
SEG0	SEG8	SEG16	SEG24	SEG32	SEG40	SEG48	SEG56	γ)
					\sim	4	10/1	11

Figure 2.14.5 LCD Display Data Area (DBR)

Table 2.14.2 Areas Used to Store Display Data

Driving Method	COM Number to be Used
1/16 duty	COM15 to COM0
1/8 duty	COM7 to COM0
1/4 duty	COM3 to COM0

(2) Blanking

The LCD display can be blanked by clearing DISST to "0". Blanking extinguishes the LCD by outputting GND level to COM/SEG pins.

If the STOP mode is entered while the LCD display is on, DISST is cleared to "0" and blanking is performed automatically. If the STOP mode is then reverted, DISST is set to "1" and display is resumed automatically.

Note: At reset, the segment dedicated pins (SEG39 to SEG0) and common output becomes GND level, whereas the I/O port/segment shared pins (P1, P3, P5 ports) output, the I/O port/common shared pins (P3, P7 ports) output become the high-impedance state. Thus, if an external reset input lasts for a significant length of time, it may affect the LCD display such as blurring.


2.14.6 Method of Controlling LCD Driver

(1) Initial setting

The procedure of initial setting is shown below.

Example:	When 60) seg \times 8 com, 1/8 duty, 3 V	syst	em LCD operates with $fc = 8 MHz$ (at VDD = 3 V).
	LD	(LCDCTL1), 10010100B	;	1/8 duty, LCD reference voltage (VDD = V4), booster circuit enable set.
	LD	(P1LCR), 0FFH	;	Set P1 port for segment output.
	LD	(P3LCR), 0FFH	;	Set P3 port for segment/common output.
	LD	(P5LCR), 0FFH	;	Set P5 port for segment output.
	LD	(P7LCR), 0FFH	;	Set P7 port for common output.
	LD	(LCDCTL1), 10010101B	;	LCD display enable set.

(2) Storing display data

Display data is normally prepared as fixed data in the program memory (ROM) and stored in the display data area by a load instruction.

Example 1: Corresponding to the connection and display using a 1/8 duty LCD shown in Figure 2.14.6, the Table 2.14.3 shows display data and Figure 2.14.7 shows displayat timing.



Figure 2.14.6 Example of Display Data (1/8 duty)

		SEG0	SEG1	SEG2	SEG3	SEG4	SEG5	SEG6	SEG7		(5)	SEG8	SEG9	SEG10	SEG11	SEG12	SEG13	SEG14	SEG15		
	DBR	Bit0	Bit1	Bit2	Bit3	Bit4	Bit5	Bit6	Bit7	HEX	DBR	Bit0	Bit1	Bit2	Bit3	Bit4	Bit5	Bit6	Bit7	HEX	
COM0	0F00H	1	1	1	1	≥ 1	0	Y	1	DF-/	0F10H	1	0	0	1	1	1	0	1	B9	
COM1	0F01H	0	0	1	0	0	1	0	0	24	0F11H	0	1	1	0	0	0	1	1	C6	
COM2	0F02H	0) 0	1	0	0	1	0	0	24	0F12H	0	1	1	0	0	0	0	1	86	
COM3	0F03H	0	0	Y	0	0	1 (0 \	0	24	0F13H	0	1	0	1	1	1	0	1	BA	
COM4	0F04H	0	-0	1	0	0	\checkmark	0	0	24	0F14H	0	1	0	0	0	0	1	1	C2	
COM5	0F05H	d (0)) 1	0	0	1	0	0	24	0F15H	0	1	1	0	0	0	1	1	C6	
COM6	0F06H	0	0	1	0	0	0	1	1	C4	0F16H	1	0	0	1	1	1	0	1	B9	···
COM7	0F07H	0	0	0	(0	~0	0)0	0	00	0F17H	0	0	0	0	0	0	0	0	00	.

Table 2.14.3 Example of Display Data (1/8 duty)





Example 2:





		SEG0	SEG1	SEG2	SEG3	SEG4	SEG5	SEG6	SEG7		\square	SEG8	SEG9	SEG10	SEG11	SEG12	SEG13	SEG14	SEG15		
	DBR	Bit0	Bit1	Bit2	Bit3	Bit4	Bit5	Bit6	Bit7	нех	DBR	Bit0	Bit1	Bit2	Bit3	Bit4	Bit5	Bit6	Bit7	HEX	
COM0	0F00H	1	1	1	1	1	0	1 <	16	DE	0F10H	/1/	0	0	1	1	1	0	1	B9	··
COM1	0F01H	0	0	1	0	0	1	0	0	24	0F11H	6	1	1	0	0	0	1	1	C6	
COM2	0F02H	0	0	1	0	0	1	0	0	24	0F12H	0	1		0	0	0	0	1	86	
COM3	0F03H	0	0	1	0	0	1	0	0	24	0F13H	0	1	0	1	1	1	0	1	BA	
COM4	0F04H	0	0	1	0	0	1	0	0	24	0F14H	0	1	<u></u> 0	0	0	0	1	1	C2	
COM5	0F05H	0	0	1	0	0	n / 1	0	0	24	0F15H	0	1	1	0	0	0	1	1	C6	
COM6	0F06H	0	0	1	0	0	6		1	C4	0F16H	X	0	0	1	1	1	0	1	B9	
COM7	0F07H	0	0	0	0	0	0	0	0	00	0F17H	0	0	0	0	0	0	0	0	00	
COM8	0F08H	0	0	1	0	07	0	1	1	C4 4	0F18H	1	0	0	1	1	1	0	0	39	
COM9	0F09H	0	0	1	9	0))	0	0	24	0F19H	0	1	1	0	0	0	1	0	46	
COM10	0F0AH	0	0	1	0	0	0	0	0	04	0F1AH	0	1	0	0	0	0	1	0	42	
COM11	0F0BH	0	0 /	<u><1</u>	0	0	0	0 <	0	04	0F1BH	1	0	0	1	1	1	0	1	B9	
COM12	0F0CH	0	0	1	0	0	0	0	X	84	0F1CH	0	0	0	0	0	0	1	1	C0	
COM13	0F0DH	0	0	1	0	0	0		0	44	0F1DH	0	0	1	0	0	0	1	1	C4	
COM14	0F0EH	0	0	1	0	0	1	Y	1	E4	0F1EH	1	1	0	1	1	1	0	0	3B	
COM15	0F0FH	0	Ø	0	0	0	0	0	0	00	0F1FH	0	0	0	0	0	0	0	0	00	

86CM25A-140



Figure 2.14.9 Example of Display Timing (1/16 duty)

Input/Output Circuitry

(1) Control pins

The input/output circuitries of the TMP86CM25A control pins are shown below.

Control Pin	I/O	Input/Output Circuitry	Remarks
XIN XOUT	Input Output	Osc. enable VDD Rf XIN XIN XOUT VDD VDD VDD VDD VDD VDD VDD VD	Resonator connecting pins (High frequency) $R_f = 3 M\Omega$ (typ.) $R_O = 0.5 k\Omega$ (typ.)
XTIN XTOUT	Input Output	NORMAL1 mode NORMAL2 mode Osc. enable Osc. enable VDD 0 R Refer to port P2 R Refer to port P2 TIN	Resonator connecting pins (Low frequency) $R_f = 20 M\Omega$ (typ.) $R_0 = 220 k\Omega$ (typ.)
RESET	Input	Reset input Address-trap-reset Watchdog timer System-clock-reset	Sink open drain output Hysteresis input Pull-up resistor R _{IN} = 220 kΩ (typ.)
STOP / INT5	Input	P20 STOP / INT5	Hysteresis input
TEST	Input		Hysteresis input Pull-down resistor R _{IN} = 70 kΩ (typ.)

(2) Input/output ports

Port	I/O	Input/Output Circuitry	Remarks
P1	I/O	Initial "High-Z"	Sink-open-drain output
P7		P1LCR/P7LCR	Hysteresis input
		SEG output	
		Input from output latch	\bigcirc
		Pin input	
-))
P5	I/O	Initial "High-Z" P5LCR	Sink-open-drain output
		SEG output	
		Data output	
		Input from output latch	$\langle \langle \rangle \rangle$
		Pin input	\leq
			(O)
P2	I/O	Initial "High-Z"	Sink-open-drain output
			Hysteresis input
			\sim
		Input from output latch	
		Pin input	
P30	I/O	Initial "High-Z" P31 CR	Sink-open-drain output
P31	1,0	I DECIN	Hysteresis input
P32		SEG output	
P33			High current output (Nch)
		Input from output latch	
		Pin input	
P34	I/O	Initial "High-Z" P3LCR	Sink-open-drain output
P35		COM output	Hysteresis input
P36	$\langle \rangle$	Data output	
		input from output latch	
	(\bigcirc)	Pin input	
P6	1/O	Initial "High-Z" VDD _Q	Tri-state I/O
			Hysteresis input
	\searrow		
		Pin input	

Note: Port P1, P3, P5 and P7 are sink-open-drain output. But they are also used as a segment output of LCD. Therefore, absolute maximum ratings of port input voltage should be used in -0.3 to V_{DD} + 0.3 V.

Electrical Characteristics

Absolute Maximum Ratings	$(V_{SS} = 0 V)$
--------------------------	------------------

Parameter	Symbol	Pins	Rating	Unit
Supply voltage	V _{DD}		-0.3 to 4.0	
Input voltage	VIN		-0.3 to V _{DD} + 0.3	V
Output voltage	V _{OUT1}	Except V4 pin	-0.3 to V _{DD} + 0.3	v
Output voltage	V _{OUT2}	V4 pin	-0.3 to 4.0	
	I _{OUT1}	P6 port	-1.8	
Output current (Per 1 pin)	I _{OUT2}	P1, P2, P34 to P36, P5, P6, P7 ports	3.2	
	I _{OUT3}	P30 to P33 port	30	
	Σlout1	P6 port	-30	mA
Output current (Total)	ΣI_{OUT2}	P1, P2, P34 to P36, P5, P6, P7 ports	60	
	ΣΙΟυτ3	P30 to P33 port	80	
Power dissipation [Topr = 85°C]	PD		350	mW
Soldering temperature (Time)	Tsld	$\langle \rangle \rangle$	260 (10 s)	
Storage temperature	Tstg		-55 to 125	°C
Operating temperature	Topr	(α)	-40 to 85	

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

86CM25A-144

Parameter	Symbol	Pins	Co	ondition	Min	Max	Unit	
			fc = 16 MHz	NORMAL1, 2 mode IDLE0, 1, 2 mode	2.7			
			fc = 4.2 MHz	NORMAL1, 2 mode				
			(in case of external clock)	IDLE0, 1, 2 mode	1.8			
Supply voltage	V _{DD}		fc = 8 MHz (in case of	NORMAL1, 2 mode	1.8	3.6		
			connecting a resonator)	IDLE0, 1, 2 mode	(\mathcal{S})			
			fs = 32.768 kHz	SLOW1, 2 mode SLEEP0, 1, 2 mode	1.8		V	
			ST	OP mode				
	V _{IH1}	Except hysteresis input	$V_{22} > 27 V_{22}$	$\mathcal{A}(\mathcal{N})$	$V_{DD} imes 0.70$	\sim		
Input high level	V _{IH2}	Hysteresis input	$V_{DD} \ge 2.7 V$		$V_{DD} imes 0.75$	V _{DD}		
	V _{IH3}		V_{DD} < 2.7 V	$\overline{\alpha}$	$V_{DD} \times 0.90$			
	V _{IL1}	Except hysteresis input	V _{DD} ≥ 2.7 V	(\mathcal{V})	(\bigcirc)	$V_{DD} \times 0.30$		
Input low level	V _{IL2}	Hysteresis input	VDD ≥ 2.7 V		0	$V_{DD} \times 0.25$		
	V _{IL3}		V _{DD} < 2.7 V			V _{DD} × 0.10		
Clock frequency	fc	XIN, XOUT	V _{DD} = 1.8 to 3.6	v (C	1.0	4.2	MHz	
(in case of	10	XIN, X001	$V_{DD} = 2.7$ to 3.6	\checkmark		16.0	MHZ	
external clock)	fs	XTIN, XTOUT	V _{DD} = 1.8 to 3.6	$v \qquad (7/s)$	30.0	34.0	kHz	
Clock frequency	fc	XIN, XOUT	V _{DD} = 1.8 to 3.6	VV	1.0	8.0	MHz	
(in case of	IC.		$V_{DD} = 2.7$ to 3.6	V	1.0	16.0		
connecting a resonator)	fs	XTIN, XTOUT	V _{DD} = 1.8 to 3.6	v))	30.0	34.0	kHz	
	V2 _{IN}	V2	LCDCTL1 <ref< td=""><td>1. "4"</td><td>1.650</td><td>1.800</td><td></td></ref<>	1. "4"	1.650	1.800		
LCD reference	V3 _{IN}	V3	VDD < V4 (Note	\sim	2.250	2.700	v	
voltage	V4 _{IN}	V4		-)	3.000	3.600	v	
	V4 _{IN}	V4 (Note 3)	LCDCTL1 <ref< td=""><td>∕>≡"0"</td><td>3.000</td><td>VDD</td><td></td></ref<>	∕>≡"0"	3.000	VDD		
Capacity for LCD booster circuit	C _{LCD}	\sim			0.1	0.47	μF	

Recommended Operating Condition $(V_{SS} = 0 \text{ V}, \text{ Topr} = -40 \text{ to } 85^{\circ}\text{C})$

Note 1: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (Supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

Note 2: When LCDCTL1<REFV> is set to "1", always keep the condition of VDD < V4.

Note 3: When LCDCTL1<REFV> is cleared to "0", always supply the reference voltage from V4 pin.

Parameter	Symbol	Pins	Condition	Min	Тур.	Max	Unit
						Iviax	V
Hysteresis voltage	V _{HS}	Hysteresis input	$V_{DD} = 3.3 V$	_	0.4	-	V
land a sum of	I _{IN1}	TEST	$V_{DD} = 3.6 \text{ V}, V_{IN} = 0 \text{ V}$	_	-	-5	
Input current	I _{IN2}	Sink open drain, Tri-state	V _{DD} = 3.6 V, V _{IN} = 3.6 V/0 V	-	-	±5	μA
		RESET, STOP	V _{DD} = 3.6 V, V _{IN} = 3.6 V		-	+5	
Input resistance	R _{IN1}	TEST pull down	V _{DD} = 3.6 V, V _{IN} = 3.6 V	- 2	70	_	kΩ
•	R _{IN2}	RESET pull up	$V_{DD} = 3.6 \text{ V}, \text{ V}_{IN} = 0 \text{ V}$	100	220	450	
High-frequency feedback resistor	R _{FB}	XOUT	V _{DD} = 3.6 V	$\overline{\Box}$	3	-	MΩ
Low frequency feedback resistor	R _{FBT}	ХТОИТ	V _{DD} = 3.6 V		20	-	1712 2
Output leakage current	I _{LO}	Sink open drain, Tri-state	V _{DD} = 3.6 V V _{OUT} = 3.4 V / 0.2 V	\mathcal{A}	-	±10	μΑ
Output high voltage	VOH	C-MOS, Tri-state	$V_{DD} = 3.6 \text{ V}, I_{OH} = -0.6 \text{ mA}$	3.2	- 6	_	
Output low voltage	V _{OL}	Except XOUT, P30 to P33 port	$V_{DD} = 3.6 \text{ V}, \text{ I}_{OL} = 0.9 \text{ mA}$	> _		0.4	V
Output low current	I _{OL}	P30 to P33 ports	$V_{DD} = 3.6 \text{ V}, V_{OL} = 1.0 \text{ V}$	-	6	>	
Supply current in NORMAL1, 2 mode			V _{DD} = 3.6 V V _{IN} = 3.4 V/0.2 V	\Diamond - (3.8	4.6	mA
Supply current in IDLE0, 1, 2 mode			fc = 16 MHz fs = 32.768 kHz		2.4	2.8	
Supply current in SLOW1 mode	IDD			75	9	20	
Supply current in SLEEP1 mode		40	$V_{DD} = 3.6 V$ $V_{IN} = 3.4 V/0.2 V$ fs = 32.768 kHz		6	16	μA
Supply current in SLEEP0 mode) _	5	15	μΑ
Supply current in STOP mode		\mathbb{C}	V _{DD} = 3.6 V V _{IN} = 3.4 V/0.2 V	-	0.5	10	

DC Characteristics $(V_{SS} = 0 V, Topr = -40 \text{ to } 85^{\circ}\text{C})$

Note 1: Typical values show those at Topr = 25° C, V_{DD} = 3.3 V.

Note 2: Input current (I_{IN1}, I_{IN2}); The current through pull-up or pull-down resistor is not included.

Note 3: IDD does not include IREF current.

Note 4: The supply currents of SLOW2 and SLEEP2 modes are equivalent to IDLE0, IDLE1, IDLE2.



AD Conversion Characteristics $(V_{SS} = 0.0 \text{ V}, 2.7 \text{ V} \le V_{DD} \le 3.6 \text{ V}, \text{ Topr} = -40 \text{ to } 85^{\circ}\text{C})$

Parameter	Parameter Symbol		Min	Тур.	Max	Unit
Analog reference voltage	VAREF		V _{DD} - 1.0	-	V _{DD}	
Analog reference voltage range (Note 4)			2.5	-	-	V
Analog input voltage	V _{AIN}		V _{SS}	$\langle \cdot \rangle$	VAREF	
Power supply current of analog reference voltage	I _{REF}	V _{DD} = V _{AREF} = 3.6 V V _{SS} = 0.0 V	-	0.4		mA
Non linearity error		V _D = 2.7 V	- /		±1	
Zero point error		22	\sim ((//-5)	±1	
Full scale error		$V_{SS} = 0.0 V$	/		±1	LSB
Total error		V _{AREF} = 2.7 V	+	<u> </u>	±2	

$(V_{SS} = 0.0 \text{ V}, 2.0 \text{ V} \le V_{DD})$	< 2.7 V, Topr = -40 to 85°C)
--	------------------------------

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Analog reference voltage	VAREF	(0	V _{DD} - 0.6	- (VDD	
Analog reference voltage range (Note 4)	ΔV_{AREF}		2.0		KD	V
Analog input voltage	V _{AIN}		V _{SS}	$\overline{\mathcal{C}}$	VAREF	
Power supply current of analog reference voltage	I _{REF}	V _{DD} = V _{AREF} = 2.0V V _{SS} = 0.0 V	- 6	0.22	_	mA
Non linearity error		V _{DD} = 2.0 V		())-	±1	
Zero point error				\mathcal{D}_{-}	±1	LSB
Full scale error		V _{SS} = 0.0 V		_	±1	LOD
Total error		V _{AREF} = 2.0 V	<u> </u>	-	±2	

$(V_{SS} = 0.0 \text{ V}, 1.8 \text{ V} \le V_{DD} < 2.0 \text{ V}, \text{ Topr} = -10 \text{ to } 85^{\circ}\text{C}) \text{ (Note 5)}$

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Analog reference voltage	VAREF		V _{DD} – 0.1	-	V _{DD}	
Analog reference voltage range (Note 4)	AVAREF		1.8	-	-	V
Analog input voltage	VAIN		V _{SS}	-	V _{AREF}	
Power supply current of analog reference voltage	REF	V _{DD} = V _{AREF} = 1.8V V _{SS} = 0.0 V	-	0.2	-	mA
Non linearity error		V 18V	-	-	±2	
Zero point error		$V_{DD} = 1.8 V$	-	-	±2	
Full scale error	<	$V_{SS} = 0.0 V$	_	_	±2	LSB
Total error		V _{AREF} = 1.8 V	-	_	±4	

Note 1: The total error includes all errors except a quantization error, and is defined as a maximum deviation from the ideal conversion line.

Note 2: Conversion time is different in recommended value by power supply voltage.

Note 3: Please use input voltage to AIN input Pin in limit of V_{AREF} – V_{SS}. When voltage of range outside is input, conversion value becomes unsettled and gives affect to other channel conversion value.

Note 4: Analog Reference Voltage Range: $\Delta V_{AREF} = V_{AREF} - V_{SS}$

Note 5: When AD is used with V_{DD} < 2.0 V, the guaranteed temperature range varies with the operating voltage.

AC Characteristics $(V_{SS} = 0 \text{ V}, V_{DD} = 2.7 \text{ to } 3.6 \text{ V}, \text{Topr} = -40 \text{ to } 85^{\circ}\text{C})$

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Machina avala tima	tov	NORMAL1, 2 mode	0.25	-	4	μs
		IDLE1, 2 mode				
Machine cycle time	tcy	SLOW1, 2 mode	117.6		133.3	
		SLEEP1, 2 mode				
High level clock pulse width	twcH	For external clock operation (XIN input) fc = 16 MHz	-	31.25	\geq	ns
Low level clock pulse width	twcL			31.20	/ -	115
High level clock pulse width	twcH	For external clock operation (XTIN input) fs = 32.768 kHz	Ń	15.26	-	μs
Low level clock pulse width	twcL					

$(V_{SS} = 0 \text{ V}, V_{DD} = 1.8 \text{ to } 3.6 \text{ V}, \text{ Topr} = -40 \text{ to } 85^{\circ}\text{C})$

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
	tcy	NORMAL1, 2 mode	0.5	-	4	
Machine Cycle Time		SLOW1, 2 mode	117.6	0-0	133.3	μS
High level clock pulse width	twcH	For external clock operation (XIN		119.04	70	ns
Low level clock pulse width	twcL	input) fc = 4.2 MHz	_	1/9.04	7 =	115
High level clock pulse width	twcH	For external clock operation (XTIN		15-26		
Low level clock pulse width	twcL	input) fs = 32.768 kHz	6	15.26	-	μS

Timer Counter 1 input (ECIN) Characteristics $(V_{SS} = 0 \text{ V}, \text{ Topr} = -40 \text{ to } 85^{\circ}\text{C})$

Parameter	Symbol Condition	Min	Тур.	Max	Unit
TC1 input (ECIN input)	Frequency measurement mode $V_{DD} = 2.7$ to 3.6 V	-	-	0.5	MHz
TC1 input (ECIN input)	t_{TC1} Frequency measurement mode $V_{DD} = 1.8$ to 2.7 V	-	-	0.25	IVILLT

Package Dimensions

P-QFP100-1420-0.65A

Unit: mm

