TOSHIBA



TOSHIBA CORPORATION

Semiconductor Company

Preface

Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, "Points of Note and Restrictions". Especially, take care below cautions.

20070701-EN GENERAL

Low Voltage/Low Power Consumption

CMOS 16-Bit Microcontroller TMP91FW40FG

1. Outline and Features

The TMP91FW40 is a high-speed, high-performance 16-bit microcontroller capable of low-voltage, low-power-consumption operation.

This microcontroller comes in a 100-pin flat package and has the following features:

- (1) Toshiba proprietary 16-bit CPU (900/L1 CPU)
 - Instruction mnemonics are upwardly compatible with the TLCS-90 and TLCS-900.
 - 16-Mbyte linear address space
 - Architecture based on general-purpose registers and register banks
 - 16-bit multiply/divide instructions and bit transfer/arithmetic instructions
 - Micro DMA: 4 channels (593 ns/2 bytes at 27 MHz)
- (2) Minimum instruction execution time: 148 ns (at 27 MHz)

RESTRICTIONS ON PRODUCT USE

• The information contained herein is subject to change without notice.

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor
devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical
stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety
in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such
TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk.
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility
 is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its
 use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third
 parties.
- Please contact your sales representative for product-by-product details in this document regarding RoHS compatibility. Please use these products in this document in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses occurring as a result of noncompliance with applicable laws and regulations.

This product uses the Super Flash® technology under the license of Silicon Storage Technology,Inc. Super Flash® is a registered trademark of Silicon Storage Technology,Inc.

- (3) Internal RAM: 4 Kbytes
- (4) Internal ROM: 128 Kbytes Flash memory

4 Kbytes mask ROM (used for booting)

- (5) 8-bit timer: 4 channels
- (6) 16-bit timer: 3 channels
- (7) Divider output
- (8) General-purpose serial interface: 4 channels
 - Both UART and synchronous transfer modes are supported
- (9) 10-bit AD converter (with sample-and-hold): 4 channels
- (10) Watchdog timer
- (11) Key-on wakeup: 4 channels
- (12) Real-time clock (RTC)
 - Based on the TC8521A specifications
- (13) Melody/Alarm generator (MLD)
- (14) Program patch logic: 6 banks
- (15) LCD driver/controller (voltage reducer type, reference voltage = VCC)
 - LCD direct drive possible (8 to 40 segments x 4 commons)
 - 1/4 duty, 1/3 duty, 1/2 duty or static drive selectable
- (16) Interrupts: 43 sources
 - 9 CPU interrupts: Triggered by a software interrupt instruction or undefined instruction
 - 27 internal interrupts: 7 priority levels
 - 7 external interrupts? 7 priority levels

(Two interrupts support selection of triggering edge.)

- (17) Input/output ports: 61 pins
- (18) Standby function

- (19) Clock control function
 - Low-frequency clock (fs = 32.768 kHz)
- (20) Operating voltage range
 - Vec = 2.7 to 3.6 V (fc max = 27 MHz at flash memory read)
 - Vcc = 2.2 to 3.6 V (fc max = 16 MHz at flash memory read)
 - Vcc = 2.7 to 3.6 V (fc max = 27 MHz at flash memory erase and program)
- (21) Package: LQFP100-P-1414-0.50F

Three HALT modes (programmable IDLE2, IDLE1, STOP)



2. Pin Assignments and Pin Functions

2.1 Pin Assignments

Figure 2.1.1 shows the pin assignments of the TMP91FW40.



2.2 Pin Names and Functions

Table 2.2.1 to Table 2.2.2 list the names and functions of the input and output pins of the TMP91FW40.

Pin Name	Number of Pins	I/O	Function
P50 to P53	4	Input	Port 5: Input port
AN0 to AN3		Input	Analog input: Input to the AD converter
ADTRG		Input	AD trigger: External start request pin for the AD converter (multiplexed with P53)
KWI0 to KWI3		Input	Key-on wakeup input (multiplexed with P50 to P53)
P60	1	Input	Port 60: Input port
INT0		Input	Interrupt request pin 0: Programmable as high-level, low-level, rising-edge or falling-edge sensitive
P61	1	I/O	Port 61: Input/output port
INT1		Input	Interrupt request pin 1: Programmable as high-level, low-level, rising-edge or falling-edge sensitive
P62	1	I/O	Port 62: Input/output port
ALARM		Output	RTC alarm output pin
BOOT		Input	Boot mode control pin for flash memory (specifically designed for 91FW40; to be pulled up during the reset period) When released reset, Single boot mode is started at Low level.
P70	1	I/O	Port 70: Input/output port
ECNT1	1	Input	16-bit timer 1 input: Count control input for 16-bit timer TC1
P71	1	I/O	Port 71: Input/output port
ECNT2		Input	16-bit timer 2 input: Count control input for 16-bit timer TC2
P72	1	I/O	Port 72: Input/output port
ECNT3	I.	Input	16-bit timer 3 input: Count control input for 16-bit timer TC3
		Output	Divider output pint
MLDALM		Output	Melody/Alarm output pin
P73	1	I/O	Port 73: Input/output port
ECIN1	-	Input	16-bit timer 1 input: Count input for 16-bit timer TC1
P74	1	I/O	Port 74: Input/output port
ECIN2		Input	16-bit timer 2 input: Count input for 16-bit timer TC2
P75	1	1/0	Port 75: Input/output port
ECIN3	$\int c$	Input	16-bit timer 3 input: Count input for 16-bit timer TC3
P80	1	1/0	Port 80: Input/output port (large-current port)
TC5OUT		Output	8-bit timer 5 output: Output pin for 8-bit timer TC5
		\sim	Open-drain output mode by programmable
P81	1	1/0	Port 81: Input/output port (large-current port)
TC6OUT	$\overline{}$	Output	8-bit timer 6 output: Output pin for 8-bit timer TC6
		7	Open-drain output mode by programmable
P82	\sim	I/O	Port 82: Input/output port (large-current port)
TC7QUT))	Output	8-bit timer 7 output: Output pin for 8-bit timer TC7
	\bigcirc	~ /	Open-drain output mode by programmable
P83	1	(1/0	Port 83: Input/output port (large-current port)
TC8OUT	7	Output	8-bit timer 8 output: Output pin for 8-bit timer TC8
		\sim	Open-drain output mode by programmable
P90	1	I/O	Port 90: Input/output port
TXD0		Output	Serial 0 transmit data
			Open-drain output mode by programmable
P91	1	I/O	Port 91: Input/output port
RXD0		Input	Serial 0 receive data
P92	1	I/O	Port 92: Input/output port
SCLK0		I/O	Serial 0 clock input/output
CTS0		Input	Serial 0 data transmit enable (Clear to send)

Table 2.2.1	Pin Names and Functions	(1/2)
		(., _,

	Number		2.2.2 Pin Names and Functions (2/2)
Pin Name	of Pins	I/O	Function
P93	1	I/O	Port 93: Input/output port
TXD1		Output	Serial 1 transmit data
			Open-drain output mode by programmable
P94	1	I/O	Port 94: Input/output port
RXD1		Input	Serial 1 receive data
P95	1	I/O	Port 95: Input/output port
SCLK1		I/O	Serial 1 clock input/output
CTS1		Input	Serial 1 data transmit enable (Clear to send)
PA0	1	I/O	Port A0: Input/output port
TXD2		Output	Serial 2 transmit data
		1/0	Open-drain output mode by programmable
PA1	1	I/O	Port A1: Input/output port
RXD2		Input	Serial 2 receive data
PA2	1	I/O	Port A2: Input/output port
SCLK2		I/O	Serial 2 clock input/output
CTS2	4	Input	Serial 2 data transmit enable (Clear to send)
PA3 TXD3	1	I/O Output	Port 3: Input/output port Serial 3 transmit data
1703		Output	Open-drain output mode by programmable
PA4	1	I/O	Port A4: Input/output port
RXD3	1		Serial 3 receive data
PA5	1	Input I/O	Port A5: Input/output port
SCLK3	1	1/O	Serial 3 clock input/output
CTS3		Input	Serial 3 data transmit enable (Clear to send)
SEG0 to SEG7	8	Output	Segment output
P20 to P27	8	I/O	Port 2: Input/output port
SEG8 to SEG15	0	Output	Segment output
P10 to P17	8	I/O	Port 1: Input/output port
SEG16 to SEG23	0	Output	Segment output
P00 to P07	8	I/O	Port 0: Input/output port
SEG24 to SEG31		Output	Segment output
PB0 to PB7	8	4/0	Port B: Input/output/port
SEG32 to SEG39		Output	Segment output
C0,C1	2		LCD drive power supply
V1 to V3	3	\diamond	LCD drive power supply
COM0 to COM3	4		Common output
		Input	Nonmaskable interrupt request pin: Causes an NMI interrupt on the falling edge; programmable to be rising-edge sensitive (Schmitt input).
AMO, AM1	2	Input	Operation mode Both AM0 and AM1 should be held at logic 1.
	\downarrow .		
EMU0	1 ((Output	This pin should be left open.
EMU1	1	Output	This pin should be left open.
RESET	1		Reset: Initializes the TMP91FW40. (Schmitt input, with pull-up resistor)
VREFH	1	Input	Input pin for high reference voltage for the AD converter
VREFL	1	Input	Input pin for low reference voltage for the AD converter
AVCC	1		Power supply pin for the AD converter
AVSS	1		Ground pin for the AD converter (0 V)
X1/X2	2	I/O	Connection pins for a high-frequency oscillator
XT1/XT2	2	I/O	Connection pins for a low-frequency oscillator
DVCC	4		Power supply pins (The DVCC pins should be connected to power supply.)
DVSS	4		Ground pins (The DVSS pins should be connected to ground (0 V).)

Table 2.2.2 Pin Names and Functions (2/	2)
Table 2.2.2 Fill Mariles and Functions (2/	<u> </u>

3. Operation

This section describes the functions and basic operation of the TMP91FW40. For the functions of this device that are not described here, refer to the TMP91CW40 data sheet.

3.1 CPU

The TMP91FW40 contains a high-performance 16-bit CPU (900/L1 PCU). For a detailed description of the CPU, refer to "TLCS-900/L1 CPU" in the preceding chapter.

Functions unique to the TMP91FW40 not covered in "TLCS-900/L1 CPU" are described below.

3.1.1 Reset Operation

To reset the TMP91FW40, ensure that the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then, set the $\overline{\text{RESET}}$ input to low level for at least 10 system clocks (1µs at 27 MHz). After turning on the power to the TMP91FW40, hold the $\overline{\text{RESET}}$ input at low level for at least 10 system clocks with the power supply voltage within the operating voltage range and the internal high-frequency oscillator oscillator stably.

Reset operation initializes the system clock fsys to fc/2. The CPU performs the following operations as a result of a reset:

- Sets the program counter (PC) according to the reset vector stored at addresses FFFF00H to FFFF02H.
 - $PC < 7:0> \leftarrow Value at address FFFF00H$

PC<15:8> \leftarrow Value at address FFFF01H

PC<23:16> \leftarrow Value at address FFFF02H

- Sets the stack pointer (XSP) to 100H.
- Sets the <IFF2:0> bits of the status register (SR) to 111 (setting the interrupt level mask register to level 7).
- Sets the <MAX> bit of the status register (SR) to 1 (selecting maximum mode).
- Clears the <RFP2:0> bits of the status register (SR) to 000 (selecting register bank 0).

After the reset state is released, the CPU starts executing instructions according to the PC. CPU internal registers other than the above are not changed.

The internal I/O peripherals, ports and other pins are initialized as follows upon a reset:

- All internal I/O registers are initialized.
- All port pins, including those multiplexed with internal I/O functions, are configured either as general-purpose inputs or general-purpose outputs.
- Note: Reset operation does not affect the contents of the internal RAM or the CPU registers other than PC, SR and XSP.

Figure 3.1.1 shows reset timings of the TMP91FW40.



Figure 3.1.1 TMP91FW40 Reset Timings

3.1.2 Outline of Operation Modes

There are single-chip and single-boot modes. Which mode is selected depends on the device's pin state after a reset.

Single-chip mode:	The device normally operations in this mode. After a reset, the device starts executing the internal memory program.
Single-boot mode:	This mode is used to rewrite the internal flash memory by serial transfer (UART). After a reset, internal boot program starts up, executing an on-board rewrite
	program.

Operation Mode		Mode Setup Ing	out Pin	\bigcirc
Operation Mode	RESET	воот (Р62)	AMO	AM1
Single-chip mode	1	Н	⊳н	H
Single-boot mode		L ((// \$		(\bigcirc)
			(C	$\overline{\mathbf{A}}$
		\sim		Ð
	(\sim	(7/	
		\sim /(
))	
	(())		\leq	
	\overline{C}	\wedge	\checkmark	
	(())			
(
	// 5)			
	\bigcirc	(77)		
	7	$\langle \mathcal{O} \rangle$		
$\langle \rangle$				
	\wedge	/		
	$\mathcal{A}($			
$\langle (()) \rangle$				
	$\langle \bigcirc \rangle$			
	\bigcirc			
	\checkmark			

Table 3.1.1 Operation Mode Setup Table

3.2 Memory Map

Figure 3.2.1 shows a memory map of the TMP91FW40 in single-chip mode and its memory areas that can be accessed in each addressing mode of the CPU.



3.3 Flash Memory

The TMP91FW40 incorporates flash memory that can be electrically erased and programmed using a single 3V power supply.

The flash memory is programmed and erased using JEDEC-standard commands. After a program or erase command is input, the corresponding operation is automatically performed internally. Erase operations can be performed by the entire chip (chip erase) or on a sector basis (sector erase).

The configuration and operations of the flash memory are described below.

- 3.3.1 Features
 - Power supply voltage for program/erase operations Sector size $Vcc = 2.7 V to 3.6 V (-10 \circ C to 40 \circ C)$
 - Configuration • $64 \text{ K} \times 16 \text{ bits}$ (128 Kbytes)
 - Functions Single-word programming Chip erase Sector erase Data polling/Toggle bit

- 4 Kbytes \times 32
- Mode control
- JEDEC-standard commands
- Programming method On-board programming
- Parallel programmer
- Security Write protection Read protection

3.3.2 Block Diagram



Figure 3.3.1 Block Diagram of Flash Memory Unit

3.3.3 Operation Modes

3.3.3.1 Overview

The following three types of operation modes are available to control program/erase operations on the flash memory.

	Table 3.3.1 Description of Operation Modes
Operation Mode Name	Description
Single Chip mode	After reset release, the device starts up from the internal flash memory, Single Chip mode is further divided into two modes: "Normal mode" is a mode in which user application programs are executed, and "User Boot mode" is used to program the flash memory on-board. The means of switching between these two modes can be set by the user as desired. For example, it can be set so that Port $00 = '1'$ selects Normal mode and Port $00 = '0'$ selects User Boot mode. The user must include a routine to handle mode switching in a user application program.
Normal mode User Boot mode	In this mode, the device starts up from a user application program. In this mode, the flash memory can be programmed by a user-specified method.
Single Boot mode	After reset release, the device starts up from the internal boot ROM (mask ROM). The boot ROM includes an algorithm which allows a program for programming/erasing the flash memory on-board via a serial port to be transferred to the device's internal RAM. The transferred program is then executed in the internal RAM so that the flash memory can be programmed/erased by receiving data from an external host and issuing program/erase commands.
Programmer mode	This mode enables the internal flash memory to be programmed/erased using a general-purpose programmer. For programmers that can be used, please contact your local Toshiba sales representative.

Of the modes listed in Table 3.3.1, the internal flash memory can be programmed in User Boot mode, Single Boot mode and Programmer mode.

The mode in which the flash memory can be programmed/erased while mounted on the user board is defined as the on-board programming mode. Of the modes listed above, Single Boot mode and User Boot mode are classified as on-board programming modes. Single Boot mode supports Toshiba's proprietary programming/erase method using serial I/O. User Boot mode (within Single Chip mode) allows the flash memory to be programmed/erased by a user-specified method.

Programmer mode is provided with a read protect function which prohibits reading of ROM data. By enabling the read protect function upon completion of programming, the user can protect ROM data from being read by third parties. The operation mode — Single Chip mode, Single Boot mode or Programmer mode — is determined during reset by externally setting the input levels on the AMO, AM1 and BOOT (P62) pins.

Except in Programmer mode which is entered with $\overrightarrow{\text{RESET}}$ held at "0", the CPU will start operating in the selected mode after the reset state is released. Once the operation mode has been set, make sure that the input levels on the mode setting pins are not changed during operation. Table 3.3.2 shows how to set each operation mode, and Figure 3.3.2 shows a mode transition diagram.



Table 3.3.2 Operation Mode Pin Settings

To reset the device, hold the $\overrightarrow{\text{RESET}}$ input at "0" for at least 10 system clocks while the power supply voltage is within the rated operating voltage range and the internal high-frequency oscillator is oscillating stably.

3.3.3.3 Memory Map for Each Operation Mode

In this product, the memory map varies with operation mode. The memory map and sector address ranges for each operation mode are shown below.



	Single Chip Mode	Single Boot Mode	
Sector-0	FE0000H to FE0FFFH	10000H to 10FFFH	
Sector-1	FE1000H to FE1FFFH	11000H to 11FFFH	
Sector-2	FE2000H to FE2FFFH	12000H to 12FFFH	
Sector-3	FE3000H to FE3FFFH	13000H to 13FFFH	
Sector-4	FE4000H to FE4FFFH	14000H to 14FFFH	
Sector-5	FE5000H to FE5FFFH	15000H to 15FFFH	>
Sector-6	FE6000H to FE6FFFH	16000H to 16FFFH	
Sector-7	FE7000H to FE7FFFH	17000H to 17FFFH	
Sector-8	FE8000H to FE8FFFH	18000H to 18FFFH	
Sector-9	FE9000H to FE9FFFH	19000H to 19FFFH	
Sector-10	FEA000H to FEAFFFH	1A000H to 1AFFFH	
Sector-11	FEB000H to FEBFFFH	1B000H to 1BFFFH	
Sector-12	FEC000H to FECFFFH	1C000H to 1CFFFH	
Sector-13	FED000H to FEDFFFH	1D000H to 1DFFFH	.(
Sector-14	FEE000H to FEEFFFH	1E000H to 1EFFFH	$\langle \ \rangle$
Sector-15	FEF000H to FEFFFFH	1F000H to 1FFFFH	
Sector-16	FF0000H to FF0FFFH	20000H to 20FFFH	$^{\prime}$
Sector-17	FF1000H to FF1FFFH	21000H to 21FFFH	$\left(\right)$
Sector-18	FF2000H to FF2FFH	22000H to 22FFFH	Ó
Sector-19	FF3000H to FF3FFFH	23000H to 23FFFH	
Sector-20	FF4000H to FF4FFFH	24000H to 24FFFH	
Sector-21	FF5000H to FF5FFFH	25000H to 25FFFH	
Sector-22	FF6000H to FF6FFFH	26000H to 26FFFH	
Sector-23	FF7000H to FF7FFFH	27000H to 27FFFH	
Sector-24	FF8000H to FF8FFFH	28000H to 28FFFH	
Sector-25	FF9000H to FF9FFFH	29000H to 29FFFH	
Sector-26	FFA000H to FFAFFFH	2A000H to 2AFFFH	
Sector-27	FFB000H to FFBFFFH	2B000H to 2BFFFH	
Sector-28	FFC000H to FFCFFFH	2C000H to 2CFFFH	
Sector-29	FFD000H to FFDFFFH	2D000H to 2DFFFH	
Sector-30	FFE000H to FFEFFFH	2E000H to 2EFFFH	
Sector-31	FFF000H to FFFFFFH	2F000H to 2FFFFH	

Table 3 3 3 Sector Address F	Ranges for Each Operation Mode
Table 3.3.3 Sector Address r	hanges for Each Operation mode

91FW40-15

.

3.3.4 Single Boot Mode

In Single Boot mode, the internal boot ROM (mask ROM) is activated to transfer a program/erase routine (user-created boot program) from an external source into the internal RAM. This program/erase routine is then used to program/erase the flash memory. In this mode, the internal boot ROM is mapped into an area containing the interrupt vector table, in which the boot ROM program is executed. The flash memory is mapped into an address space different from the one into which the boot ROM is mapped (see Figure 3.3.3).

The device's SIO (SIO1) and the controller are connected to transfer the program/erase routine from the controller to the device's internal RAM. This program/erase routine is then executed to program/erase the flash memory.

The program/erase routine is executed by sending commands and write data from the controller. The communications protocol between the device and the controller is described later in this manual. Before the program/erase routine can be transferred to the RAM, user password verification is performed to ensure the security of user ROM data. If the password is not verified correctly, the RAM transfer operation cannot be performed. In Single Boot mode, disable interrupts and use the interrupt request flags to check for an interrupt request.

Note: In Single Boot mode, the boot-ROM programs are executed in Normal mode. Do not change to another operation mode in the program/erase routine.

3.3.4.1 Using the program/erase algorithm in the internal boot ROM

(Step-1) Environment setup

Since the program/erase routine and write data are transferred via SIO (SIO1), connect the device's SIO (SIO1) and the controller on the board. The user must prepare the program/erase routine (a) on the controller.



(Step-2) Starting up the internal boot ROM

Release the reset with the relevant input pins set for entering Single Boot mode. When the internal boot ROM starts up, the program/erase routine (a) is transferred from the controller to the internal RAM via SIO according to the communications procedure for Single Boot mode. Before this can be carried out, the password entered by the user is verified against the password written in the user application program. (If the flash memory has been erased, 12 bytes of "0xFF" are used as the password.)



(Step-3) Copying the program/erase routine to the RAM

After password verification is completed, the boot ROM copies the program/erase routine (a) from the controller to the RAM using serial communications. The program/erase routine must be stored within the RAM address range of 001000H to 001DFFH.



(Step-4) Executing the program/erase routine in the RAM

Control jumps to the program/erase routine (a) in the RAM. If necessary, the old user application program is erased (sector erase or chip erase).

Note: The boot ROM is provided with an erase command, which enables the entire chip to be erased from the controller without using the program/erase routine. If it is necessary to erase data on a sector basis, incorporate the necessary code in the program/erase routine.



(Step-5) Copying the new user application program

The program/erase routine (a) loads the new user application program from the controller into the erased area of the flash memory.

In the example below, the new user application program is transferred under the same communications conditions as those used for transferring the program/erase routine. However, after the program/erase routine has been transferred, this routine can be used to change the transfer settings (data bus and transfer source). Configure the board hardware and program/erase routine as desired.



(Step-6) Executing the new user application program

After the programming operation has been completed, turn off the power to the board and remove the cable connecting the device and the controller. Then, turn on the power again and start up the device in Single Chip mode to execute the new user application program.



3.3.4.2 Connection Examples for Single Boot Mode

In Single Boot mode the flash memory is programmed by serial transfer. Therefore, on-board programming is performed by connecting the device's SIO (SIO1) and the controller (programming tool) and sending commands from the controller to the device. Figure 3.3.4 shows an example of connection between the target board and a programming controller. Figure 3.3.5 shows an example of connection between the target board and a RS232C board.



Figure 3.3.4 Example of Connection with an External Controller in Single Boot Mode



3.3.4.3 Mode Setting

To perform on-board programming, the device must be started up in Single Boot mode by setting the input pins as shown below.

- \cdot AM0,AM1 = 1
- $\cdot \overline{\text{BOOT}} = 0$
- $\overline{\text{RESET}} = 0 \rightarrow 1$

Set the AM0, AM1, and $\overline{\text{BOOT}}$ pins as shown above with the $\overline{\text{RESET}}$ pin held at "0". Then, setting the $\overline{\text{RESET}}$ pin to "1" will start up the device in Single Boot mode.

3.3.4.4 Memory Maps

Figure 3.3.6 shows a comparison of the memory map for Normal mode (in Single Chip mode) and the memory map for Single Boot mode. In Single Boot mode, the flash memory is mapped to addresses 10000H to 2FFFFH (physical addresses) and the boot ROM (mask ROM) is mapped to addresses FFF000H to FFFFFFH.



Figure 3.3.6 Comparison of Memory Maps

3.3.4.5 Interface Specifications

The SIO communications format in Single Boot mode is shown below. The device supports the UART (asynchronous communications) serial operation mode.

To perform on-board programming, the same communications format must also be set on the programming controller's side.

- UART (asynchronous) communications
- Communications channel: SIO channel 1 (For the pins to be used, see Table 3.3.4.) •
- : UART (asynchronous communications) mode Serial transfer mode •
- Data length :8 bits .
- Parity bit : None
- Stop bit •
- :1 bit Baud rate : See Table 3.3.5 and Table 3.3.6. •

Table		
Pii	ns	UART
Power supply	DVCC	0 ()
pins	DVSS	0
Mode setting pins	AM1,AM0,	0(7)
	BOOT	\sim
Reset pin	RESET	0
Communications	TXD1	< o)
pins	RXD1	0

Table 3.3.4 Pin Connections

Note: Unused pins are in the initial state after reset release.

		Tat	ole 3.3.5 Ba	aud Rate Ta	ble	
	SIO	$\langle O \rangle$	Tra	nsfer Rate (bps)	
	/UART / 1	115200	57600	38400	19200	9600
		, <	$ \geq $	\geq		
\sim	\square	/				
\sim		\sim	\searrow			
G						
$\sim (($						
		()				
	, ()	$\gamma \bigcirc$				
	27	\bigwedge				
		\rightarrow				

	\langle										
Reference Baud Rate (bps)	ud Rate (bps)	9600		19200		38400		57600		115200	
Reference Frequency (MHz)	Supported Range (MHz)	Baud Rate (bps)	Note	Baud Rate (bps)	Note	Baud Rate (bps)	Note	Baud Rate (bps)	Note	Baud Rate (bps)	Note
8.0	7.84~8.16	7%())	Note 1	0	Note 1	0	Note 1	0	Note 2	×	
8.0~9.8304	7.84~10.02	0	Note 1	0	Note 1	0	Note 1	×		×	
8.0~19.6608	7.84~20.05	×		0	Note 1	0	Note 1	×		×	
8.0~27.0	7.84~27.54	×	$ \neg \neg$	(0	Note 1	×	_	×	l
11.0592~14.0	10.84~14.28	×		0	Note 1	0	Note 1	0	Note 1	×	I
11.0592~27.0	10.84~27.54	/ × />	1-1) *	(-)	0~(Note 1	0	Note 1	×	
14.7456	14.46~15.04	×	$ \mathcal{H} $	0	Note 1		Note 1	0	Note 1	0	Note 1
16.0~18.4320	15.68~18.80	×		6	Note 1		Note 1	0	Note 1	0	Note 2
20.0	19.60~20.40	×				7,0	Note 1	0	Note 1	0	Note 2
22.1184~27.0	21.68~27.54	×		×	\square	0	Note 1	20/20	Note 1	0	Note 1
Reference Freque: Supported Range: Note 1: To automa oscillation	tically trequ	The frequency of the high-speed oscillation To program the flash memory using Single E The range of clock frequencies that are de frequencies outside of the supported range. detect the reference frequency (microcontri ency error must be within ±3% in total.	d oscillation sing Singl that are orted rang (microcon n total.	on circuit that can b e Boot mode, one detected as each ge. ntroller clock freque	of the reference reference	L'Single Boot mode srence frequencies e frequency. It ma transfer baud rate		The frequency of the high-speed oscillation circuit that can be used in Single Boot mode. To program the flash memory using Single Boot mode, one of the reference frequencies must be selected as a high-speed clock. The range of clock frequencies that are detected as each reference frequency. It may not be possible to perform Single Boo frequencies outside of the supported range. detect the reference frequency (microcontroller clock frequency), the transfer baud rate error of the flash memory programming of ency error must be within ±3% in total.	speed clc single E ogrammir	The frequency of the high-speed oscillation circuit that can be used in Single Boot mode. To program the flash memory using Single Boot mode, one of the reference frequencies must be selected as a high-speed clock. The range of clock frequencies that are detected as each reference frequency. It may not be possible to perform Single Boot operations at clock frequencies outside of the supported range. detect the reference frequency (microcontroller clock frequency), the transfer baud rate error of the flash memory programming controller and the error than of the clash memory programming controller and the error than reference frequency frequency frequency in total.	y co ck
					···· ·/ ·/····		5555	A LAND WALL AND A			,

Table 3.3.6 Correspondence between Operating Frequency and Baud Rate in Single Boot Mode

oscillation frequency error must be within ±2% in total.

3.3.4.6 Data Transfer Formats

Table 3.3.7 to Table 3.3.13 show the operation command data and the data transfer format for each operation mode.

Operation Command Data	Operation Mode
10H	RAM Transfer
20H	Flash Memory SUM
30H	Product Information Read
40H	Flash Memory Chip Erase
60H	Flash Memory Protect Set

Table 3 3 7	Operation	Command Data
10010 0.0.7	operation	Communa Data



	Transfer Byte Number	Transfer Data from Controller to Device	Baud Rate	Transfer Data from Device to Controller
Boot ROM	1st byte	Baud rate setting UART 86H	Desired baud rate (Note 1)	_
	2nd byte	_	<	ACK response to baud rate setting Normal (baud rate OK) •UART 86H (If the desired baud rate cannot be set, operation is terminated.)
	3rd byte	Operation command data (10H)		
	4th byte	_		ACK response to operation command (Note 2) Normal 10H Error x1H Protection applied (Note 4) x6H Communications error x8H
	5th byte	Password data (12 bytes)	$(\langle \rangle)$	\diamond
	to			
	16th byte	(02FEF4H to 02FEFFH)		
	17th byte	CHECKSUM value for 5th to 16th bytes		
	18th byte		\checkmark	ACK response to CHECKSUM value (Note 2)
				Normal 10H Error 11H Communications error 18H
	19th byte	RAM storage start address 31 to 24 (Note 3)		
	20th byte	RAM storage start address 23 to 16 (Note 3)	$\langle \langle \rangle$	
	21st byte	RAM storage start address 15 to 8 (Note 3)		
	22nd byte	RAM storage start address 7 to 0 (Note 3)		_
	23rd byte	RAM storage byte count 15 to 8 (Note 3)		_
	24th byte	RAM storage byte count 7 to 0 (Note 3)		_
	25th byte	CHECKSUM value for 19th to 24th bytes (Note 3)	\geq	
	26th byte			ACK response to CHECKSUM value (Note 2) Normal 10H Error 11H Communications error 18H
	27th byte	RAM storage data	1	_
	to			
	m'th byte			
	(m + 1)th byte	CHECKSUM value for 27th to m'th bytes		—
	(m + 2)th byte			ACK response to CHECKSUM value (Note 2) Normal 10H
$\langle \rangle$	$\langle () \rangle$			Error 11H Communications error 18H
RAM	(m + 3)th byte			Jump to RAM storage start address
	(in ∓ 3)tir byte			oump to to the storage start address

T-1-1-000	T	of Olympic Deet		
Table 3.3.8	Transfer Format	of Single Boot	Program [RAM I ransferj

Note 1: For the desired baud rate setting, see Table 3.3.6.

- Note 3: The data to be transferred in the 19th to 25th bytes should be programmed within the RAM address range of 001000H to 001DFFH (3.5 Kbytes).
- Note 4: When read protection or write protection is applied, the device aborts the received operation command and waits for the next operation command data (3rd byte).

	Transfer Byte Number	Transfer Data from Controller to Device	Baud Rate	Transfer Data from Device to Controller
Boot ROM	1st byte	Baud rate setting UART 86H	Desired baud rate (Note1)	
	2nd byte	_	<	ACK response to baud rate setting Normal (baud rate OK) ·UART 86H (If the desired baud rate cannot be set, operation is terminated.)
	3rd byte 4th byte	Operation command data (20H) —		ACK response to operation command (Note 2) Normal 20H Error x1H Communications error x8H
	5th byte 6th byte 7th byte 8th byte	— — — (Wait for the next operation command data)		SUM (upper) SUM (lower) CHECKSUM value for 5th and 6th bytes

Table 3.3.9 Transfer Format of Single Boot Program [Flash Memory SUM]

Note 1: For the desired baud rate setting, see Table 3.3.6.

	Transfer Byte Number	Transfer Data from Controller to Device	Baud Rate	Transfer Data from Device to Controller
Boot ROM	1st byte	Baud rate settingUART86H	Desired baud rate (Note 1)	_
	2nd byte			ACK response to baud rate setting Normal (baud rate OK) ·UART 86H (If the desired baud rate cannot be set, operation is terminated.)
	3rd byte	Operation command data (30H)		
	4th byte	(****/	4	ACK response to operation command (Note 2 Normal 30H Error x1H Communications error x8H
	5th byte	_		Flash memory data (address 02FEF0H)
	6th byte	_	$(7/\Lambda)$	Flash memory data (address 02FEF1H)
	7th byte			Flash memory data (address 02FEF2H)
	8th byte	— (Flash memory data (address 02FEF3H)
	9th byte to 20th byte	-		Part number (ASCII code, 12 bytes) 'TMP91FW40' (from 9th byte)
	21st byte to	-		Password comparison start address (4 bytes) F4H, FEH, 02H, 00H (from 21st byte)
	24th byte			
	25th byte to	_		RAM start address (4 bytes) 00H, 10H, 00H, 00H (from 25th byte)
	28th byte 29th byte to			RAM (user area) end address (4 bytes) FFH, 1DH, 00H, 00H (from 29th byte)
	32nd byte 33rd byte to			RAM end address (4 bytes) FFH, 1FH, 00H, 00H (from 33rd byte)
	36th byte 37th byte to 40th byte	\mathcal{D} - \mathcal{A}	\sum	Dummy data (4 bytes) 00H,00H,00H,00H (from 37th byte)
	41st byte to 44th byte		<u>-</u>	Dummy data (4 bytes) 00H, 00H, 00H, 00H (from 41st byte)
M M	45th byte to 46th byte			FUSE information (2 bytes from 45th byte) Read protection/Write protection 1) Applied/Applied : 00H, 00H 2) Not applied/Applied : 01H, 00H 3) Applied/Not applied : 02H, 00H
	47th byte to			4) Not applied/Not applied: 03H, 00HFlash memory start address (4 bytes)00H, 00H, 01H, 00H (from 47th byte)
	50th byte 51st byte to			Flash memory end address (4 bytes) FFH, FFH, 02H, 00H (from 51st byte)
	54th byte 55th byte to			Number of sectors in flash memory (2 bytes) 20H, 00H (from 55th byte)
	56th byte 57th byte to			Start address of flash memory sectors of the same size (4 bytes)
	60th byte			00H, 00H, 01H, 00H (from 57th byte)

Table 3.3.10 Transfer Format of Single Boot Program [Product Information Read] (1/2)

	Transfer Byte Number	Transfer Data from Controller to Device	Baud rate	Transfer Data from Device to Controller
Boot ROM	61st byte to 64th byte	_		Size (in half words) of flash memory sectors of the same size (4 bytes) 00H, 08H, 00H, 00H (from 61st byte)
	65th byte	—		Number of flash memory sectors of the same size (1byte) 20H
	66th byte		~	CHECKSUM value for 5th to 65th bytes
	67th byte	(Wait for the next operation command data)		$\langle \vee \rangle =$

Table 3.3.11 Transfer Format of Single Boot Program [Product Information Read] (2/2)

Note 1: For the desired baud rate setting, see Table 3.3.6.

	Transfer Byte Number	Transfer Data from Controller to Device	Baud Rate	Transfer Data from Device to Controller	
Boot ROM	1st byte	Baud rate setting	Desired	~ -	Γ
		UART 86H	baud rate		
			(Note 1)		
	2nd byte	—		ACK response to baud rate setting	
				Normal (baud rate OK)	
				·UART 86	
				(If the desired baud rate cannot be se	⊁t,
	Ordhada			operation is terminated.)	_
	3rd byte	Operation command data (40H)			
	4th byte	—		ACK response to operation command (Note2	
			20	Normal 40 Error x1	
				Communications error x8	
	5th byte	Erase Enable command data (54H)		Communications end	<u> </u>
	6th byte		(// 5)	ACK response to operation command (Note 2	2)
	ourbyte	_		Normal 54	
		((\sim	Error x1	
			\sim	Communications error x8	н
	7th byte	_ <<	\searrow	ACK response to Erase command	
	-			Normal 4FH	I I
			\sim	Error 4CH	ł
	8th byte	-		ACK response	
		$\langle \langle \rangle \rangle$		Normal 5DH	
				Error 60H	1
	9th byte	(Wait for the next operation command data)		_//	

Table 3.3.12 Transfer Format of Single Boot Program [Flash Memory Chip Erase]

Note 1: For the desired baud rate setting, see Table 3.3.6.

	Transfer Byte Number	Transfer Data from Controller to Device Baud Rate		Transfer Data from Device to Controller
Boot ROM	1st byte	Baud rate setting	Desired	~ -
		UART 86H	baud rate	
			(Note 1)	
	2nd byte			ACK response to baud rate setting
				Normal (baud rate OK)
				·UART 86H
			<	(If the desired baud rate cannot be set,
				operation is terminated.)
	3rd byte	Operation command data (60H)		()> -
	4th byte	—		ACK response to operation command (Note2)
			((Normal 60H
			$\langle \langle \langle \rangle \rangle$	Error X1H
				Communications error x8H
	5th byte to	Password data (12 bytes)	$\left(\overline{2} \right)$	\sim \bigcirc $>$
	16th byte	(02FEF4H to 02FEFFH)		
	17th byte	CHECKSUM value for 5th to 16th bytes		
	18th byte	-		ACK response to checksum value (Note 2)
			\searrow	Normal 60H
			\triangleright	Error 61H
				Communications error 68H
	19th byte	-		ACK response to Protect Set command
				Normal 6FH
				Error 6CH
	20th byte	-(ACK/response
				Normal 31H
			\wedge	Error 34H
	21st byte	(Wait for the next operation command data)		—

 $\overline{}$

Table 2.2.42 Transfor	Correct of Circela		Drata at Catl
Table 3.3.13 Transfer	Format of Single	BOOLFIOGIAII	y Protect Setj

Note 1: For the desired baud rate setting, see Table 3.3.6.

3.3.4.7 Boot Program

When the device starts up in Single Boot mode, the boot program is activated.

The following explains the commands that are used in the boot program to communicate with the controller when the device starts up in Single Boot mode. Use this information for creating a controller for using Single Boot mode or for building a user boot environment.

1. RAM Transfer command

In RAM transfer, data is transferred from the controller and stored in the device's internal RAM. When the transfer completes normally, the boot program will start running the transferred user program. Up to 3.5 Kbytes of data can be transferred as a user program. (This limit is implemented in the boot program to protect the stack pointer area.) The user program starts executing from the RAM storage start address. This RAM transfer function enables a user created program/erase routine to be

executed, allowing the user to implement their own on-board programming method. To perform on-board programming with a user program, the flash memory command sequences (see section 3.3.6) must be used. After the RAM Transfer command has been completed, the entire internal RAM area can be used.

If read protection or write protection is applied on the device or a password error occurs, this command will not be executed.

2. Flash Memory SUM command

This command calculates the SUM of 128 Kbytes of data in the flash memory and returns the result. There is no operation command available to the boot program for reading data from the entire area of the flash memory. Instead, this Flash Memory SUM command can be used. Reading the SUM value enables revision management of the application program.

3. Product Information Read command

This command returns the information about the device including its part number and memory details stored in the flash memory at addresses 02FEF0H to 02FEF3H. This command can also be used for revision management of the application program.

4. Flash Memory Chip Erase command

This command erases all the sectors in the flash memory. If read protection or write protection is applied on the device, all the sectors in the flash memory are erased and the read protection or write protection is cleared.

Since this command is also used to restore the operation of the boot program when the password is forgotten, it does not include password verification.

5. Flash Memory Protect Set command

This command sets both read protection and write protection on the device. However, if a password error occurs, this command will not be executed.

When read protection is set, the flash memory cannot be read in Programmer mode. When write protection is set, the flash memory cannot be written in Programmer mode.

3.3.4.8 RAM Transfer Command (See Table 3.3.8)

1. From the controller to the device

The data in the 1st byte is used to determine the baud rate. The 1st byte is transferred with receive operation disabled (SC1MOD0<RXE> = 0).

• To communicate in UART mode

Send the value 86H from the controller to the target board using UART settings at the desired baud rate. If the serial operation mode is determined as UART, the device checks to see whether or not the desired baud rate can be set. If the device determines that the desired baud rate cannot be set, operation is terminated and no communications can be established.

2. From the device to the controller

The data in the 2nd byte is the ACK response returned by the device for the serial operation mode setting data sent in the 1st byte. If the data in the 1st byte is found to signify UART and the desired baud rate can be set, the device returns 86H.

• Baud rate determination

The device determines whether or not the desired baud rate can be set. If it is found that the baud rate can be set, the boot program rewrites the BR1CR and BR1ADD values and returns 86H. If it is found that the desired baud rate cannot be set, operation is terminated and no data is returned. The controller sets a time-out time (5 seconds) after it has finished sending the 1st byte. If the controller does not receive the response (86H) normally within the time-out time, it should be considered that the device is unable to communicate. Receive operation is enabled (SC1MOD0<RXE> = 1) before 86H is written to the transmission buffer.

3. From the controller to the device

The data in the 3rd byte is operation command data. In this case, the RAM Transfer command data (10H) is sent from the controller to the device.

4. From the device to the controller

The data in the 4th byte is the ACK response to the operation command data in the 3rd byte. First, the device checks to see if the received data in the 3rd byte contains any error. If a receive error is found, the device returns the ACK response data for communications error (bit 3) x8H and waits for the next operation command data (3rd byte). The upper four bits of the ACK response data are undefined (They are the upper four bits of the immediately preceding operation command data).

Next, if the data received in the 3rd byte corresponds to one of the operation commands given in Table 3.3.7, the device echoes back the received data (ACK response for normal reception). In the case of the RAM Transfer command, if read or write protection is not applied, 10H is echoed back and then execution branches to the RAM transfer processing routine. If protection is applied, the device returns the corresponding ACK response data (bit 2/1) x6H and waits for the next operation command data (3rd byte). The upper four bits of the ACK response data are undefined. (They are the upper four bits of the immediately preceding operation command data.)

After branching to the RAM transfer processing routine, the device checks the data in the password area. For details, see 3.3.4.14 "Password".

If the data in the 3rd byte does not correspond to any operation command, the device returns the ACK response data for operation command error (bit0) x1H and waits for the next operation command data (3rd byte). The upper four bits of the ACK response data are undefined. (They are the upper four bits of the immediately preceding operation command data.)

5. From the controller to the device

The 5th to 16th bytes contain password data (12 bytes). The data in the 5th to 16th bytes is verified against the data at addresses 02FEF4H to 02FEFFH in the flash memory, respectively.

6. From the controller to the device

The 17th byte contains CHECKSUM data. The CHECKSUM data sent by the controller is the two's complement of the lower 8-bit value obtained by summing the data in the 5th to 16th bytes by unsigned 8-bit addition (ignoring any overflow). For details on CHECKSUM, see 3.3.4.16 "How to Calculate CHECKSUM."

7. From the device to the controller

The data in the 18th byte is the ACK response data to the 5th to 17th bytes (ACK response to the CHECKSUM value). The device first checks to see whether the data received in the 5th to 17th bytes contains any error. If a receive error is found, the device returns the ACK response data for communications error (bit 3) 18H and waits for the next operation command data (3rd byte). The upper four bits of the ACK response data are the upper four bits of the immediately preceding operation command data, so the value of these bits is "1".

Next, the device checks the CHECKSUM data in the 17th byte. This check is made to see if the lower 8-bit value obtained by summing the data in the 5th to 17th bytes by unsigned 8-bit addition (ignoring any overflow) is 00H. If the value is not 00H, the device returns the ACK response data for CHECKSUM error (bit 0) 11H and waits for the next operation command data (3rd byte).

Finally, the device examines the result of password verification. If all the data in the 5th to 16th bytes is not verified correctly, the device returns the ACK response data for password error (bit 0) 11H and waits for the next operation command data (3rd byte).

If no error is found in all the above checks, the device returns the ACK response data for normal reception 10 H.

8. From the controller to the device

The data in the 19th to 22nd bytes indicates the RAM start address for storing block transfer data. The 19th byte corresponds to address bits 31 to 24, the 20th byte to address bits 23 to 16, the 21st byte to address bits 15 to 8, and the 22nd byte to address bits 7 to 0.

9. From the controller to the device

The data in the 23rd and 24th bytes indicates the number of bytes to be transferred. The 23rd byte corresponds to bits 15 to 8 of the transfer byte count and the 24th byte corresponds to bits 7 to 0.

10. From the controller to the device

The data in the 25th byte is CHECKSUM data. The CHECKSUM data sent by the controller is the two's complement of the lower 8-bit value obtained by summing the data in the 19th to 24th bytes by unsigned 8-bit addition (ignoring any overflow). For details on CHECKSUM, see 3.3.4.16 "How to Calculate CHECKSUM ."

Note: The data in the 19th to 25th bytes should be placed within addresses 001000H to 001DFFH (3.5 Kbytes) in the internal RAM.
11. From the device to the controller

The data in the 26th byte is the ACK response data to the data in the 19th to 25th bytes (ACK response to the CHECKSUM value).

The device first checks to see whether the data received in the 19th to 25th bytes contains any error. If a receive error is found, the device returns the ACK response data for communications error (bit 3) 18H and waits for the next operation command (3rd byte). The upper four bits of the ACK response data are the upper four bits of the immediately preceding operation command data, so the value of these bits is "1".

Next, the device checks the CHECKSUM data in the 25th byte. This check is made to see if the lower 8-bit value obtained by summing the data in the 19th to 25th bytes by unsigned 8-bit addition (ignoring any overflow) is 00H. If the value is not 00H, the device returns the ACK response data for CHECKSUM error (bit 0) 11H and waits for the next operation command data (3rd byte).

12. From the controller to the device

The data in the 27th to m'th bytes is the data to be stored in the RAM. This data is written to the RAM starting at the address specified in the 19th to 22nd bytes. The number of bytes to be written is specified in the 23rd and 24th bytes.

13. From the controller to the device

The data in the (m+1) th byte is CHECKSUM data. The CHECKSUM data sent by the controller is the two's complement of the lower 8-bit value obtained by summing the data in the 27th to m'th bytes by unsigned 8-bit addition (ignoring any overflow). For details on CHECKSUM, see 3.3.4.16 "How to Calculate CHECKSUM."

14. From the device to the controller

The data in the (m + 2)th byte is the ACK response data to the 27th to (m+1)th bytes (ACK response to the CHECKSUM value).

The device first checks to see whether the data in the 27th to (m+1)th byte contains any error. If a receive error is found, the device returns the ACK response data for communications error (bit 3) 18H and waits for the next operation command (3rd byte). The upper four bits of the ACK response are the upper four bits of the immediately preceding operation command data, so the value of these bits is "1".

Next, the device checks the CHECKSUM data in the (m+1)th byte. This check is made to see if the lower 8 bit value obtained by summing the data in the 27th to (m+1)th bytes by unsigned 8 bit addition (ignoring any overflow) is 00H. If the value is not 00H, the device returns the ACK response data for CHECKSUM error (bit 0) 11H and waits for the next operation command data (3rd byte).

If no error is found in all the above checks, the device returns the ACK response data for normal reception 10H.

15. From the device to the controller

If the ACK response data in the (m + 2)th byte is 10H (normal reception), the boot program then jumps to the RAM start address specified in the 19th to 22nd bytes.

3.3.4.9 Flash Memory SUM command (See Table 3.3.9)

- 1. The data in the 1st and 2nd bytes is the same as in the case of the RAM Transfer command.
- 2. From the controller to the device

The data in the 3rd byte is operation command data. The Flash Memory SUM command data (20H) is sent here.

3. From the device to the controller

The data in the 4th byte is the ACK response data to the operation command data in the 3rd byte.

The device first checks to see if the data in the 3rd byte contains any error. If a receive error is found, the device returns the ACK response data for communications error (bit 3) x8H and waits for the next operation command data (3rd byte). The upper four bits of the ACK response data are undefined. (They are the upper four bits of the immediately preceding operation command data.)

Then, if the data in the 3rd byte corresponds to one of the operation command values given in Table 3.3.7, the device echoes back the received data (ACK response for normal reception). In this case, 20H is echoed back and execution then branches to the flash memory SUM processing routine. If the data in the 3rd byte does not correspond to any operation command, the device returns the ACK response data for operation command error (bit 0) x1H and waits for the next operation command data (3rd byte). The upper four bits of the ACK response data are undefined. (They are the upper four bits of the immediately preceding operation command data.)

4. From the device to the controller

The data in the 5th and 6th bytes is the upper and lower data of the SUM value, respectively. For details on SUM, see 3.3.4.15 "How to Calculate SUM ."

5. From the device to the controller

The data in the 7th byte is CHECKSUM data. This is the two's complement of the lower 8-bit value obtained by summing the data in the 5th and 6th bytes by unsigned 8-bit addition (ignoring any overflow).

6. From the controller to the device

The data in the 8th byte is the next operation command data.

3.3.4.10 Product Information Read command (See Table 3.3.10 and Table 3.3.11)

- 1. The data in the 1st and 2nd bytes is the same as in the case of the RAM Transfer command.
- 2. From the controller to the device

The data in the 3rd byte is operation command data. The Product Information Read command data (30H) is sent here.

3. From the device to the controller

The data in the 4th byte is the ACK response data to the operation command data in the 3rd byte.

The device first checks to see if the data in the 3rd byte contains any error. If a receive error is found, the device returns the ACK response data for communications error (bit 3) x8H and waits for the next operation command data (3rd byte). The upper four bits of the ACK response data are undefined. (They are the upper four bits of the immediately preceding operation command data.)

Then, if the data in the 3rd byte corresponds to one of the operation command values given in Table 3.3.7, the device echoes back the received data (ACK response for normal reception). In this case, 30H is returned and execution then branches to the product information read processing routine. If the data in the 3rd byte does not correspond to any operation command, the device returns the ACK response data for operation command error (bit 0) x1H and waits for the next operation command data (3rd byte). The upper four bits of the ACK response data are undefined. (They are the upper four bits of the immediately preceding operation command data.)

4. From the device to the controller

The data in the 5th to 8th bytes is the data stored at addresses 02FEF0H to 02FEF3H in the flash memory. By writing the ID information of software at these addresses, the version of the software can be managed. (For example, 0002H can indicate that the software is now in version 2.)

5. From the device to the controller

The data in the 9th to 20th bytes denotes the part number of the device. 'TMP91FW40_____ is sent in ASCII code starting from the 9th byte.

Note: An underscore ('_') indicates a space.

From the device to the controller

The data in the 21st to 24th bytes is the password comparison start address. F4H, FEH, 02H and 00H are sent starting from the 21st byte.

7. From the device to the controller

The data in the 25th to 28th bytes is the RAM start address. 00H, 10H, 00H and 00H are sent starting from the 25th byte.

8. From the device to the controller

The data in the 29th to 32nd bytes is the RAM (user area) end address. FFH, 1DH, 00H and 00H are sent starting from the 29th byte.

9. From the device to the controller

The data in the 33rd to 36th bytes is the RAM end address. FFH, 1FH, 00H and 00H are sent starting from the 33rd byte.

10. From the device to the controller

The data in the 37th to 44th bytes is dummy data.

11. From the device to the controller

The data in the 45th and 46th bytes contains the protection status and sector division information of the flash memory.

- Bit 0 indicates the read protection status.
 - 0: Read protection is applied.
 - 1: Read protection is not applied.
- Bit 1 indicates the write protection status.
 - 0: Write protection is applied.
 - 1: Write protection is not applied.
- Bit 2 indicates whether or not the flash memory is divided into sectors.
 - 0: The flash memory is divided into sectors.
 - 1: The flash memory is not divided into sectors.
- Bits 3 to 15 are sent as "0".
- 12. From the device to the controller

The data in the 47th to 50th bytes is the flash memory start address. 00H, 00H, 01H and 00H are sent starting from the 47th byte.

13. From the device to the controller

The data in the 51st to 54th bytes is the flash memory end address. FFH, FFH, 02H and 00H are sent starting from the 51st byte.

14. From the device to the controller

The data in the 55th and 56th bytes indicates the number of sectors in the flash memory. 20H and 00H are sent starting from the 55th byte.

15. From the device to the controller

The data in the 57th to 65th bytes contains sector information of the flash memory. Sector information is comprised of the start address (starting from the flash memory start address), sector size and number of consecutive sectors of the same size. Note that the sector size is represented in word units.

The data in the 57th to 65th bytes indicates 4 Kbytes of sectors (sector 0 to sector 31). For the data to be transferred, see Table 3.3.10 and Table 3.3.11.

16. From the device to the controller

The data in the 66th byte is CHECKSUM data. This is the two's complement of the lower 8-bit value obtained by summing the data in the 5th to 65th bytes by unsigned 8-bit addition (ignoring any overflow).

17. From the controller to the device

The data in the 67th byte is the next operation command data.

3.3.4.11 Flash Memory Chip Erase Command (See Table 3.3.12)

- 1. The data in the 1st and 2nd bytes is the same as in the case of the RAM Transfer command.
- 2. From the controller to the device

The data in the 3rd byte is operation command data. The Flash Memory Chip Erase command data (40H) is sent here.

3. From the device to the controller

The data in the 4th byte is the ACK response data to the operation command data in the 3rd byte.

The device first checks to see if the data in the 3rd byte contains any error. If a receive error is found, the device returns the ACK response data for communications error (bit 3) x8H and waits for the next operation command data (3rd byte). The upper four bits of the ACK response data are undefined. (They are the upper four bits of the immediately preceding operation command data.)

Then, if the data in the 3rd byte corresponds to one of the operation command values given in Table 3.3.7, the device echoes back the received data (ACK response for normal reception). In this case, 40H is echoed back. If the data in the 3rd byte does not correspond to any operation command, the device returns the ACK response data for operation command error (bit 0) x1H and waits for the next operation command data (3rd byte). The upper four bits of the ACK response data are undefined. (They are the upper four bits of the immediately preceding operation command data.)

4. From the controller to the device

The data in the 5th byte is Erase Enable command data (54H).

5. From the device to the controller

The data in the 6th byte is the ACK response data to the Erase Enable command data in the 5th byte.

The device first checks to see if the data in the 5th byte contains any error. If a receive error is found, the device returns the ACK response data for communications error (bit 3) x8H and waits for the next operation command data (3rd byte). The upper four bits of the ACK response data are undefined (They are the upper four bits of the immediately preceding operation command data.)

Then, if the data in the 5th byte corresponds to the Erase Enable command data, the device echoes back the received data (ACK response for normal reception). In this case, 54H is echoed back and execution jumps to the flash memory chip erase processing routine. If the data in the 5th byte does not correspond to the Erase Enable command data, the device returns the ACK response data for operation command error (bit 0) x1H and waits for the next operation command (3rd byte). The upper four bits of the ACK response data are undefined. (They are the upper four bits of the immediately preceding operation command data.)

6. From the device to the controller

The data in the 7th byte indicates whether or not the erase operation has completed successfully. If the erase operation has completed successfully, the device returns the end code (4FH). If an erase error has occurred, the device returns the error code (4CH).

7. From the device to the controller

The data in the 8th byte is ACK response data. If the erase operation has completed successfully, the device returns the ACK response for erase completion (5DH). If an erase error has occurred, the device returns the ACK response for erase error (60H).

8. From the controller to the device

The data in the 9th byte is the next operation command data.

3.3.4.12 Flash Memory Protect Set command (See Table 3.3.13)

- 1. The data in the 1st and 2nd bytes is the same as in the case of the RAM Transfer command.
- 2. From the controller to the device

The data in the 3rd byte is operation command data. The Flash Memory Protect Set command data (60H) is sent here.

3. From the device to the controller

The data in the 4th byte is the ACK response data to the operation command data in the 3rd byte.

The device first checks to see if the data in the 3rd byte contains any error. If a receive error is found, the device returns the ACK response data for communications error (bit 3) x8H and waits for the next operation command data. The upper four bits of the ACK response data are undefined. (They are the upper four bits of the immediately preceding operation command data.)

Then, if the data in the 3rd byte corresponds to one of the operation command data values given in Table 3.3.7, the device echoes back the received data (ACK response for normal reception). In this case, 60H is echoed back and execution branches to the flash memory protect set processing routine.

After branching to this routine, the data in the password area is checked. For details, see 3.3.4.14 "Password."

If the data in the 3rd byte does not correspond to any operation command, the device returns the ACK response data for operation command error (bit 0) x1H and waits for the next operation command data (3rd byte). The upper four bits of the ACK response data are undefined. (They are the upper four bits of the immediately preceding operation command data.)

4. From the controller to the device

The data in the 5th to 16th bytes is password data (12 bytes). The data in the 5th byte is verified against the data at address 02FEF4H in the flash memory and the data in the 6th byte against the data at address 02FEF5H. In this manner, the received data is verified consecutively against the data at the specified address in the flash memory. The data in the 16th byte is verified against the data at address 02FEFFH in the flash memory.

From the controller to the device

The data in the 17th byte is CHECKSUM data. The CHECKSUM data sent by the controller is the two's complement of the lower 8-bit value obtained by summing the data in 5th to 16th bytes by unsigned 8-bit addition (ignoring any overflow). For details on CHECKSUM, see 3.3.4.16 "How to Calculate CHECKSUM."

6. From the device to the controller

The data in the 18th byte is the ACK response data to the data in the 5th to 17th bytes (ACK response to the CHECKSUM value).

The device first checks to see whether the data in the 5th to 17th bytes contains any error. If a receive error is found, the device returns the ACK response data for communications error (bit 3) 68H and waits for the next operation command data (3rd byte). The upper four bits of the ACK response data are the upper four bits of the immediately preceding operation command data, so the value of these bits is "6".

Then, the device checks the CHECKSUM data in the 17th byte. This check is made to see if the lower 8 bits of the value obtained by summing the data in the 5th to 17th bytes by unsigned 8-bit addition (ignoring any overflow) is 00H. If the value is not 00H, the device returns the ACK response data for CHECKSUM error (bit 0) 61H and waits for the next operation command data (3rd byte).

Finally, the device examines the result of password verification. If all the data in the 5th to 16th bytes is not verified correctly, the device returns the ACK response data for password error (bit 0) 61H and waits for the next operation command data (3rd byte).

If no error is found in the above checks, the device returns the ACK response data for normal reception 60H.

7. From the device to the controller

The data in the 19th byte indicates whether or not the protect set operation has completed successfully. If the operation has completed successfully, the device returns the end code (6FH). If an error has occurred, the device returns the error code (6CH).

8. From the device to the controller

The data in the 20th byte is ACK response data. If the protect set operation has completed successfully, the device returns the ACK response data for normal completion (31H). If an error has occurred, the device returns the ACK response data for error (34H).

9. From the device to the controller

The data in the 21st byte is the next operation command data.



Note:

operation command data.

3.3.4.13 ACK Response Data

The boot program notifies the controller of its processing status by sending various response data. Table 3.3.14 to Table 3.3.19 show the ACK response data returned for each type of received data. The upper four bits of ACK response data are a direct reflection of the upper four bits of the immediately preceding operation command data. Bit 3 indicates a receive error and bit 0 indicates an operation command error, CHECKSUM error or password error.

Table 3.3.14 ACK Response Data t	o Serial Operation Mode Setting Data

Transfer Data	Meaning
86H	The device can communicate in UART mode. (Note)

Note: If the desired baud rate cannot be set, the device returns no data and terminates operation.

Transfer Data	Meaning
x8H (Note)	A receive error occurred in the operation command data.
x6H (Note)	Terminated receive operation due to protection setting.
x1H (Note)	Undefined operation command data was received normally
10H	Received the RAM Transfer command.
20H	Received the Flash Memory SUM command.
30H	Received the Product Information Read command.
40H	Received the Flash Memory Chip Erase command.
60H	Received the Flash Memory Protect Set command.

Table 3.3.15 ACK Response Data to Operation Command Data

Table 3.3.16 ACK Response data to CHECKSUM Data for RAM Transfer Command

The upper four bits are a direct reflection of the upper four bits of the immediately preceding

Transfer Data	Meaning
18H	A receive error occurred.
11H	A CHECKSUM error or password error occurred.
<10H>	Received the correct CHECKSUM value.

Table 3.3.17 ACK Response Data to Flash Memory Chip Erase Operation

Transfer Data	Meaning								
54H	ceived the Erase Enable command.								
4FH	Completed erase operation.								
4CH	An erase error occurred.								
5DH (Note)	Reconfirmation of erase operation								
60H (Note)	Reconfirmation of erase error								
Note: These code	s are returned for reconfirmation of communications.								

Table 3.3.18 ACK Response Data to CHECKSUM Data for Flash Memory Protect Set Command

Transfer Data	Meaning						
68H	A receive error occurred.						
61H	A CHECKSUM or password error occurred.						
60H	Received the correct CHECKSUM value.						

Table 3.3.19 ACK Response Data to Flash Memory Protect Set Operation

Transfer Data	Meaning
6FH	Completed the protect (read/write) set operation.
6CH	A protect (read/write) set error occurred.
31H (Note)	Reconfirmation of protect (read/write) set operation
34H (Note)	Reconfirmation of protect (read/write) set error

Note: These codes are returned for reconfirmation of communications.

3.3.4.14 Password

When the RAM Transfer command (10H) or the Flash Memory Protect Set command (60H) is received as operation command data, password verification is performed. First, the device echoes back the operation command data (10H to 60H) and checks the data (12 bytes) in the password area (addresses 02FEF4H to 02FEFFH).

Then, the device verifies the password data received in the 5th to 16th bytes against the data in the password area as shown in Table 3.3.20.

Unless all the 12 bytes are verified correctly, a password error will occur.

A password error will also occur if all the 12 bytes of password data contain the same value. Only exception is when all the 12 bytes are "FFH" and verified correctly and the reset vector area (addresses 02FF00H to 02FF02H) is all "FFH". In this case, a blank device will be assumed and no password error will occur.

If a password error has occurred, the device returns the ACK response data for password error in the 18th byte.

	Receive data	Data to be verified against
	5th byte	Data at address 02FEF4H
	6th byte	Data at address 02FEF5H
	7th byte	Data at address 02FEF6H
	8th byte	Data at address 02FEF7H
	9th byte	Data at address 02FEF8H
	10th byte	Data at address 02FEF9H
	11th byte	Data at address 02FEFAH
	12th byte	Data at address 02FEFBH
\sim	13th byte	Data at address 02FEFCH
	14th byte	Data at address 02FEFDH
	15th byte	Data at address02FEFEH
\langle	16th byte	Data at address 02FEFFH

Table 3.3.20 Password Verification Table

Example of data that cannot be specified as a password

For blank products (Note)

For programmed products

The same 12 consecutive bytes cannot be specified as a password.

The table below shows password error examples.

Programmed product	1	2	3	4	5	6	7	8	9	10	11	12	Note
Error example 1	FFH	All "FF"											
Error example 2	00H	All "00"											
Error example 3	5AH	All "5A"											

3.3.4.15 How to Calculate SUM

SUM is calculated by summing the values of all data read from the flash memory by unsigned 8-bit addition and is returned as a word (16-bit) value. The resulting SUM value is sent to the controller in order of upper 8 bits and lower 8 bits. All the 128 Kbytes of data in the flash memory are included in the calculation of SUM. When the Flash Memory SUM command is executed, SUM is calculated in this way.

Example:

A1H	
B2H	
СЗН	
D4H	



3.3.4.16 How to Calculate CHECKSUM

CHECKSUM is calculated by taking the two's complement of the lower 8-bit value obtained by summing the values of received data by unsigned 8-bit addition (ignoring any overflow). When the Flash Memory SUM command or the Product Information Read command is executed, CHECKSUM is calculated in this way. The controller should also use this CHECKSUM calculation method for sending CHECKSUM values.

Example: Calculating CHECKSUM for the Flash Memory SUM command

When the upper 8-bit data of SUM is E5H and the lower 8-bit data is F6H, CHECKSUM is calculated as shown below.

First, the upper 8 bits and lower 8 bits of the SUM value are added by unsigned operation.

E5H + F6H = 1DBH

Then, the two's complement of the lower 8 bits of this result is obtained as shown below. The resulting CHECKSUM value (25H) is sent to the controller.

```
0 - DBH = 25H
```

3.3.5 User Boot Mode (in Single Chip Mode)

User Boot mode, which is a sub mode of Single Chip mode, enables a user-created flash memory program/erase routine to be used. To do so, the operation mode of Single Chip mode must be changed from Normal mode for executing a user application program to User Boot mode for programming/erasing the flash memory.

For example, the reset processing routine of a user application program may include a routine for selecting Normal mode or User Boot mode upon entering Single Chip mode. Any mode-selecting condition may be set using the device's I/O to suit the user system.

To program/erase the flash memory in User Boot mode, a program/erase routine must be incorporated in the user application program in advance. Since the processor cannot read data from the internal flash memory while it is being programmed or erased, the program/erase routine must be executed from the outside of the flash memory. While the flash memory is being programmed/erased in User Boot mode, interrupts must be disabled.

The pages that follow explain the procedure for programming the flash memory using two example cases. In one case the program/erase routine is stored in the internal flash memory (1-A); in the other the program/erase routine is transferred from an external source (1-B).

3.3.5.1 (1-A) Program/Erase Procedure Example 1

When the program/erase routine is stored in the internal flash memory

(Step-1) Environment setup

First, the condition (e.g. pin status) for entering User Boot mode must be set and the I/O bus for transferring data must be determined. Then, the device's peripheral circuitry must be designed and a corresponding program must be written. Before mounting the device on the board, it is necessary to write the following four routines into one of the sectors in the flash memory.

- (a) Mode select routine
- (b) Program/erase routine
- : Selects Normal mode or User Boot mode.
- e : Loads program/erase data from an external source and programs/erases the flash memory.
- (c) Copy routine 1
- Copies routines (a) to (d) into the internal RAM or external memory.
- (d) Copy routine 2
- : Copies routines (a) to (d) from the internal RAM or external memory into the flash memory.
- Note: The above (d) is a routine for reconstructing the program/erase routine on the flash memory. If the entire flash memory is always programmed and the program/erase routine is included in the new user application program, this copy routine is not needed.



(Step-2) Entering User Boot mode (using the reset processing)

After reset release, the reset processing program determines whether or not the device should enter User Boot mode. If the condition for entering User Boot mode is true, User Boot mode is entered to program/erase the flash memory.



(Step-3) Copying the program/erase routine

After the device has entered User Boot mode, the copy routine 1 (c) copies the routines (a) to (d) into the internal RAM or external memory (The routines are copied into the internal RAM here.)



(Step-4) Erasing the flash memory by the program/erase routine

Control jumps to the program/erase routine in the RAM and the old user program area is erased (sector erase or chip erase). (In this case, the flash memory erase command is issued from the RAM.)

Note: If data is erased on a sector basis and the routines (a) to (d) are left in the flash memory, only the program/erase routine (b) need be copied into the RAM.



(Step-5) Restoring the user boot program in the flash memory

The copy routine 2 (d) in the RAM copies the routines (a) to (d) into the flash memory.

- New user application program (I/O) (TMP91FW40) (Controller) Flash memory (a) Mode select routine (b) Program/erase routine [Reset processing program] (c) Copy routine 1 (a) Mode select routine (d) Copy routine 2 (b) Program/erase routine RAM (c) Copy routine 1 (d) Copy routine 2
- Note: If data is erased on a sector basis and the routines (a) to (d) are left in the flash memory, step 5 is not needed.

(Step-6) Writing the new user application program to the flash memory

The program/erase routine in the RAM is executed to load the new user application program from the controller into the erased area of the flash memory.



(Step-7) Executing the new user application program

The $\overline{\text{RESET}}$ input pin is driven Low ("0") to reset the device. The mode setting condition is set for Normal mode. After reset release, the device will start executing the new user application program.



3.3.5.2 (1-B) Program/Erase Procedure Example 2

In this example, only the boot program (minimum requirement) is stored in the flash memory and other necessary routines are supplied from the controller.

(Step-1) Environment setup

(d)

First, the condition (e.g. pin status) for entering User Boot mode must be set and the I/O bus for transferring data must be determined. Then, the device's peripheral circuitry must be designed and a corresponding program must be written. Before mounting the device on the board, it is necessary to write the following two routines into one on the sectors in the flash memory.

- (a) Mode select routine
 (b) Transfer routine
 (c) Selects Normal mode or User Boot mode.
 (c) Loads the program/erase routine from an external source. The following routines are prepared on the controller.
- (c) Program/erase routine : Programs/erases the flash memory.
 - Copy routine 1 : Copies routines (a) and (b) into the internal RAM or external memory.
- (e) Copy routine 2 : Copies routines
 - Copies routines (a) and (b) from the internal RAM or external memory into the flash memory.





The following explanation assumes that these routines are incorporated in the reset processing program. After reset release, the reset processing program first determines whether or not the device should enter User Boot mode. If the condition for entering User Boot mode is true, User Boot mode is entered to program/erase the flash memory.



(Step-3) Copying the program/erase routine to the internal RAM

After the device has entered User Boot mode, the transfer routine (b) transfers the routines (c) to (e) from the controller to the internal RAM (or external memory). (The routines are copied into the internal RAM here.)



(Step-4) Executing the copy routine 1 in the internal RAM

Control jumps to the internal RAM and the copy routine 1 (d) copies the routines (a) and (b) into the internal RAM.



(Step-5) Erasing the flash memory by the program/erase routine

The program/erase routine (c) erases the old user program area.



(Step-6) Restoring the user boot program in the flash memory

The copy routine (e) copies the routines (a) and (b) from the internal RAM into the flash memory.



(Step-7) Writing the new user application program to the flash memory

The program/erase routine (c) in the RAM is executed to load the new user application program from the controller into the erased area of the flash memory.



(Step-8) Executing the new user application program

The $\overline{\text{RESET}}$ input pin is driven Low ("0") to reset the device. The mode setting condition is set for Normal mode. After reset release, the device will start executing the new user application program.





(Controller)

3.3.6 Flash Memory Command Sequences

The operation of the flash memory is comprised of six commands, as shown in Table 3.3.21. Addresses specified in each command sequence must be in an area where the flash memory is mapped. For details, see Table 3.3.3.

	Command	1st Bus Write Cycle		2nd Bus Write Cycle		3rd Bus Write Cycle		4th Bus Write Cycle		5th Bus Write Cycle		6th Bus Write Cycle	
	Sequence	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
1	Single Word Program	AAAH	ААН	554H	55H	AAAH	A0H	PA (Note 1)	PD (Note 1)				
2	Sector Erase (4-KB Erase)	AAAH	AAH	554H	55H	АААН	80H <	AAAH	ААН	554H	55H	SA (Note 2)	30H
3	Chip Erase (All Erase)	AAAH	AAH	554H	55H	АААН	80H	АААН	AAH	554H	55H	AAAH	10H
4	Product ID Entry	AAAH	AAH	554H	55H	АААН	90H		Ĉ		\mathcal{O}		
5	Product ID Exit	ххН	F0H		G		7	((L			
Ű	Product ID Exit	AAAH	ААН	554H	55H	АААН	F0H		\bigcirc				
6	Read Protect Set	AAAH	AAH	554H	55H	АААН	A5H	77EH	F0H (Note3)				
0	Write Protect Set	AAAH	AAH	554H	55H	AAAH	A5H	77EH	0FH (Note3)				

Note 1: PA = Program Word address, PD = Program Word data

Set the address and data to be programmed. Even-numbered addresses should be specified here.

Note 2: SA = Sector Erase address, Each sector erase range is selected by address A23 to A12.

Note 3: When apply read protect and write protect, be sure to program the data of 00H.

Table 3.3.22 Hardware Sequence Flags

		Status	D7	D6
\sim	During auto operation	Single Word Program	$\overline{\mathrm{D7}}$	Toggle
		Sector Erase/Chip Erase	0	Toggle
		Read Protect Set/Write Protect	Cannot be used	Toggle
		Set		

Note: D15 to D8 and D5 to D0 are "don't care".

3.3.6.1 Single Word Program

The Single Word Program command sequence programs the flash memory on a word basis. The address and data to be programmed are specified in the 4th bus write cycle. It takes a maximum of 60 μ s to program a single word. Another command sequence cannot be executed until the write operation has completed. This can be checked by reading the same address in the flash memory repeatedly until the same data is read consecutively. While a write operation is in progress, bit 6 of data is toggled each time it is read.

Note: To rewrite data to Flash memory addresses at which data (including FFFFH) is already written, make sure to erase the existing data by "sector erase" or "chip erase" before rewriting data.

3.3.6.2 Sector Erase (4-Kbyte Erase)

The Sector Erase command sequence erases 4 Kbytes of data in the flash memory at a time. The flash memory address range to be erased is specified in the 6th bus write cycle. For the address range of each sector, see Table 3.3.3. This command sequence cannot be used in Programmer mode.

It takes a maximum of 75 ms to erase 4 Kbytes. Another command sequence cannot be executed until the erase operation has completed. This can be checked by reading the same address in the flash memory repeatedly until the same data is read consecutively. While an erase operation is in progress, bit 6 of data is toggled each time it is read.

3.3.6.3 Chip Erase (All Erase)

The Chip Erase command sequence erases the entire area of the flash memory.

It takes a maximum of 300 ms to erase the entire flash memory. Another command sequence cannot be executed until the erase operation has completed. This can be checked by reading the same address in the flash memory repeatedly until the same data is read consecutively. While an erase operation is in progress, bit 6 of data is toggled each time it is read.

Erase operations clear data to FFH.

3.3.6.4 Product ID Entry

When the Product ID Entry command is executed, Product ID mode is entered. In this mode, the vendor ID, flash macro ID, flash size ID, and read/write protect status can be read from the flash memory. In Product ID mode, the data in the flash memory cannot be read.

3.3.6.5 Product ID Exit

This command sequence is used to exit Product ID mode.

3.3.6.6 Read Protect Set

The Read Protect Set command sequence applies read protection on the flash memory. When read protection is applied, the flash memory cannot be read in Programmer mode and the RAM Transfer command cannot be executed in Single Boot mode.

To cancel read protection, it is necessary to execute the Chip Erase command sequence. To check whether or not read protection is applied, read xxx77EH in Product ID mode. It takes a maximum of $60 \ \mu$ s to set read protection on the flash memory. Another command sequence cannot be executed until the read protection setting has completed. This can be checked by reading the same address in the flash memory repeatedly until the same data can be read consecutively. While a read protect operation is in progress, bit 6 of data is toggled each time it is read.

3.3.6.7 Write Protect Set

The Write Protect Set command sequence applies write protection on the flash memory. When write protection is applied, the flash memory cannot be written to in Programmer mode and the RAM Transfer command cannot be executed in Single Boot mode.

To cancel write protection, it is necessary to execute the Chip Erase command sequence. To check whether or not write protection is applied, read xxx77EH in Product ID mode. It takes a maximum of $60 \ \mu s$ to set write protection. Another command sequence cannot be executed until the write protection setting has completed. This can be checked by reading the same address in the flash memory repeatedly until the same data can be read consecutively. While a write protect operation is in progress, bit 6 of data is toggled each time it is read.

3.3.6.8 Hardware Sequence Flags

The following hardware sequence flags are available to check the auto operation execution status of the flash memory.

1) Data polling (D7)

When data is written to the flash memory, D7 outputs the complement of its programmed data until the write operation has completed. After the write operation has completed, D7 outputs the proper cell data. By reading D7, therefore, the operation status can be checked. While the Sector Erase or Chip Erase command sequence is being executed, D7 outputs "0". After the command sequence is completed, D7 outputs "1" (cell data). Then, the data written to all the bits can be read after waiting for 1 μ s.

When read/write protection is applied, the data polling function cannot be used. Instead, use the toggle bit (D6) to check the operation status.

2) Toggle bit (D6)

When the Flash Memory Program, Sector Erase, Chip Erase, Write Protect Set, or Read Protect Set command sequence is executed, bit 6 (D6) of the data read by read operations outputs "0" and "1" alternately each time it is read until the processing of the executed command sequence has completed. The toggle bit (D6) thus provides a software means of checking whether or not the processing of each command sequence has completed. Normally, the same address in the flash memory is read repeatedly until the same data is read successively. The initial read of the toggle bit always returns "1".

Note: The flash memory incorporated in the TMP91FW40 does not have an exceed-time-limit bit (D5). It is therefore necessary to set the data polling time limit and toggle bit polling time limit so that polling can be stopped if the time limit is exceeded.

3.3.6.9 Data Read

Data is read from the flash memory in byte units or word units. It is not necessary to execute a command sequence to read data from the flash memory.

3.3.6.10 Programming the Flash Memory by the Internal CPU

The internal CPU programs the flash memory by using the command sequences and hardware sequence flags described above. However, since the flash memory cannot be read during auto operation mode, the program/erase routine must be executed outside of the flash memory.

The CPU can program the flash memory either by using Single Boot mode or by using a user-created protocol in Single Chip mode (User Boot).

1) Single Boot:

The microcontroller is started up in Single Boot mode to program the flash memory by the internal boot ROM program. In this mode, the internal boot ROM is mapped to an area including the interrupt vector table, in which the boot ROM program is executed. The flash memory is mapped to an address area different from the boot ROM area. The boot ROM program loads data into the flash memory by serial transfer. In Single Boot mode, interrupts must be disabled including non-maskable interrupts (NMI, etc.).

For details, see 3.3.4 "Single Boot Mode"

2) User Boot:

In this method, the flash memory is programmed by executing a user-created routine in Single Chip mode (normal operation mode). In this mode, the user-created program/erase routine must also be executed outside of the flash memory. It is also necessary to disable interrupts including non-maskable interrupts.

The user should prepare a flash memory program/erase routine (including routines for loading write data and writing the loaded data into the flash memory). In the main program, normal operation is switched to flash memory programming operation to execute the flash memory program/erase routine outside of the flash memory area. For example, the flash memory program/erase routine may be transferred from the flash memory to the internal RAM and executed there or it may be prepared and executed in external memory.

For details, see 3.3.5 "User Boot Mode (in Single Chip Mode)"

91FW40-60

Flowcharts: Flash memory access by the internal CPU

Single Word Program



Chip Erase/Sector Erase



Read/Write Protect Set



Data Polling (D7)



Product ID Entry



(Example: Program to be loaded and executed in RAM) Erase the flash memory (chip erase) and then write 0706H to address FE0000H.

	mory chip erase processing #####	
ld CHIPERASE:	XIX, 0xFE0000	; set start address
ld	(0xFE0AAA), 0xAA	; 1st bus write cycle
ld	(0xFE0554), 0x55	; 2nd bus write cycle
ld	(0xFE0AAA), 0x80	; 3rd bus write cycle
ld	(0xFE0AAA), 0xAA	; 4th bus write cycle
ld	(0xFE0554), 0x55	; 5th bus write cycle
ld	(0xFE0AAA), 0x10	; 6th bus write cycle
cal	TOGGLECHK	; check toggle bit
CHIPERASE_I	LOOP:	
ld	WA, (XIX+)	; read data from flash memory
ср	WA, 0xFFFF	; blank data?
j	ne, CHIPERASE_ERR	; if not blank data, jump to error processing
ср	XIX, 0xFFFFFF	; end address (0xFFFFFF)?
j	ULT, CHIPERASE_LOOP	; check entire memory area and then end loop processing
	mory program processing #####	
ld	XIX, 0xFE0000	; set program address
ld	WA, 0x0706	; set program data
PROGRAM:		
ld	(0xFE0AAA), 0xAA	; 1st bus write cycle
ld	(0xFE0554), 0x55	; 2nd bus write cycle
ld	(0xFE0AAA), 0xA0	; 3rd bus write cycle
ld	(XIX), WA	; 4th bus write cycle
cal	TOGGLECHK	; check toggle bit
ld	BC, (XIX)	; read data from flash memory
	WA, BC	, lead data from hash memory
cp j	ne, PROGRAM_ERR) if programmed data cannot be read, error is determined
ld	BC, (XIX)	; read data from flash memory
cp	WA, BC	yread data from fiash memory
j	ne, PROGRAM_ERR	; if programmed data cannot be read, error is determined
J		, il programmed tatta camior be read, error is determined
PROGRAM_EN	ID:	
j	PROGRAM_END	; program operation end
,		
		$\left(\overline{\Omega} \right) $
;#### Toggle bit	t (D6) check processing #####	$\langle (\sqrt{3}) \rangle$
TOGGLECHK:		
ld	L, (XIX)	
and	L, 0y01000000	; check toggle bit (D6)
ld	H, L	; save first toggle bit data
TOGGLECHK		
ld	L, (XIX)	
and	L, 0y01000000	; check toggle bit (D6)
cp		; toggle bit = toggled?
i ((z, TOGGLECHK2	; if not toggled, end processing
ld	H/L	; save current toggle bit state
J	TOGGLECHK1	; recheck toggle bit
TOGGLECHK		
ret		
	~ / /	
;#### Error pro		
CHIPERASE_H		· abin anaga annon
j	CHIPERASE_ERR	; chip erase error
PROGRAM_EF	2B:	
j	PROGRAM_ERR	; program error
J	1 1000101101_121010	, program error

(Example: Program to be loaded and executed in RAM) Erase data at addresses FF0000H to FF0FFFH (sector erase) and then write 0706H to address FF0000H.

·##### Elaah m	nemory sector erase processing #####	
,##### Flash m ld	XIX, 0xFF0000	; set start address
SECTORERA		
ld	(0xFE0AAA), 0xAA	; 1st bus write cycle
ld	(0xFE0554), 0x55	; 2nd bus write cycle
ld	(0xFE0AAA), 0x80	; 3rd bus write cycle
ld	(0xFE0AAA), 0xAA	; 4th bus write cycle
ld	(0xFE0554), 0x55	; 5th bus write cycle
ld	(XIX), 0x30	; 6th bus write cycle
cal	TOGGLECHK	; check toggle bit
SECTORERA	SE_LOOP:	
ld	WA, (XIX+)	; read data from flash memory
cp	WA, 0xFFFF	; blank data?
j	ne, SECTORERASE_ERR	; if not blank data, jump to error processing
cp	XIX, 0xFF0FFF	; end address (0xFF0FFF)?
j	ULT, SECTORERASE_LOOP	; check erased sector area and then end loop processing
;#### Flash m	nemory program processing #####	(O/A^{\vee})
ld	XIX, 0xFF0000	; set program address
ld	WA, 0x0706	; set program data
PROGRAM:		
ld	(0xFE0AAA), 0xAA	; 1st bus write cycle
ld	(0xFE0554), 0x55	; 2nd bus write cycle
ld	(0xFE0AAA), 0xA0	; 3rd bus write cycle
ld	(XIX), WA	; 4th bus write cycle
cal	TOGGLECHK	; check toggle bit
ld	BC, (XIX)	; read data from flash memory
	WA, BC	stead data from nash memory
cp j	ne, PROGRAM_ERR	; if programmed data cannot be read, error is determined
J ld	BC, (XIX)	; read data from flash memory
ср	WA, BC	stead data from fiash memory
j	ne, PROGRAM_ERR	; if programmed data cannot be read, error is determined
PROGRAM_E	END:	
j	PROGRAM_END	; program operation end
J		, program operation end
;#### Toggle b TOGGLECH	bit (D6) check processing #### <u>{</u> :	
ld	L, (XIX)	
and	L, 0y01000000	; check toggle bit (D6)
ld	H, L	; save first toggle bit data
TOGGLECH		
ld	L, (XIX)	\searrow
and	L, 0y01000000	; check toggle bit (D6)
cp	D,H	; toggle bit = toggled?
j (z, TOGGLECHK2	; If not toggled, end processing
bl	H,L	; save current toggle bit state
j	TOGGLECHK1	; Recheck toggle bit
TOGGLECH		
ret		
;#### Error pi	rocessing ####	
SECTORERA	SE_ERR:	
j	SECTORERASE_ERR	; sector erase error
PROGRAM_E	RR:	
j	PROGRAM_ERR	; program error
2		

(Example: Program to be loaded and executed in RAM) Set read protection and write protection on the flash memory.

ld	mory Protect Set processing ## XIX, 0xFE077E	; set protect address
PROTECT:		
ld	(0xFE0AAA), 0xAA	; 1st bus write cycle
ld	(0xFE0554), 0x55	; 2nd bus write cycle
ld	(0xFE0AAA), 0xA5	; 3rd bus write cycle
ld	(XIX), 0x00	; 4th bus write cycle
Iu	(XIX), 0X00	, 4th bus write cycle
cal	TOGGLECHK	; check toggle bit
cal	PID_ENTRY	;
ld	A, (XIX)	; read protected address
cal	PID_EXIT	$(\sqrt{3})$
ср	A, 0x00	(0xFE077E)=0x00?
j	ne, PROTECT_ERR	; protected?
J	ne, i noi eo i_enn	, protecteu:
PROTECT_EN		
j	PROTECT_END	; protect set operation completed
PROTECT_ERI	D•	$\langle \rangle \rangle = \langle \rangle \rangle$
j	ROTECT_ERR	; protect set error
J	THOTEOT_EMM	
		$(\vee)) \land (\bigcirc) \land$
	D Entry processing #####	
PID_ENTRY:		
ld	(0xFE0AAA), 0xAA	; 1st bus write cycle
ld	(0xFE0554), 0x55	; 2nd bus write cycle
ld	(0xFE0AAA), 0x90	; 3rd bus write cycle
: wait		NOP instruction [148nsec/@fFPH=27MHz] three times)
nop	for boonisce of foliger (execute I	(or mistraction (reprised within 2000) and conness
-		
nop		
nop		; wait for 444 nsec
ret		
	(
<u></u>		
Product I PID_EXIT:	D Exit processing #####	
ld	(0xFE0000), 0xF0	; 1st bus write cycle
	for 300nsec or longer (execute 1	NOP instruction [148nsec/@fFPH=27MHz] three times)
nop	$\left(\overline{\alpha} \right) $	
nop		
nop	$\langle \langle \langle \rangle \rangle$; wait for 444 nsec
ret		
#### Toggle bi	t (D6) check processing ####	
#### Toggle bi OGGLECHK:		
#### Toggle bi	L, (XIX)	
#### Toggle bi OGGLECHK:	L, (XIX)	; check toggle bit (D6)
#### Toggle bi OGGLECHK: Id and	L, (XIX) L, 0y01000000	
HHHH Toggle bi COGGLECHK: Id and Id	L, (XIX) L, 0y01000000 H, L	; check toggle bit (D6) ; save first toggle bit data
#### Toggle bi TOGGLECHK: ld and ld TOGGLECHK1	L, (XIX) L, 0y01000000 H, L	
#### Toggle bi TOGGLECHK: Id and Id TOGGLECHK1 Id	L, (XIX) L, (y01000000 H, L :- L, (XIX)	; save first toggle bit data
#### Toggle bi TOGGLECHK: ld and ld TOGGLECHKI ld and	L, (XIX) L, 0y01000000 H, L : L, (XIX) L, 0y01000000	; save first toggle bit data ; check toggle bit (D6)
#### Toggle bi TOGGLECHK: Id and Id TOGGLECHK1 Id	L, (XIX) L, 0y01000000 H, L :- L, (XIX) L, 0y01000000 L, H	; save first toggle bit data ; check toggle bit (D6) ; toggle bit = toggled?
Toggle bi OGGLECHK: ld and ld OGGLECHKI ld and	L, (XIX) L, 0y01000000 H, L : L, (XIX) L, 0y01000000	; save first toggle bit data ; check toggle bit (D6)
Toggle bi OGGLECHK: ld and ld OGGLECHKI ld and	L, (XIX) L, 0y01000000 H, L :- L, (XIX) L, 0y01000000 L, H	; save first toggle bit data ; check toggle bit (D6) ; toggle bit = toggled?
#### Toggle bi 'OGGLECHK: ld and ld 'OGGLECHKI ld cp j ld j	L, (XIX) L, 0y01000000 H, L : L, (XIX) L, 0y01000000 L, H z, TOGGLECHK2 H, L TOGGLECHK1	; save first toggle bit data ; check toggle bit (D6) ; toggle bit = toggled? ; if not toggled, end processing
#### Toggle bi FOGGLECHK: Id and Id FOGGLECHKI Id and cp j Id j	L, (XIX) L, 0y01000000 H, L : L, (XIX) L, 0y01000000 L, H z, TOGGLECHK2 H, L TOGGLECHK1	<pre>; save first toggle bit data ; check toggle bit (D6) ; toggle bit = toggled? ; if not toggled, end processing ; save current toggle bit state</pre>
Toggle bi COGGLECHK: ld and ld COGGLECHKI ld and cp j ld j COGGLECHK2	L, (XIX) L, 0y01000000 H, L : L, (XIX) L, 0y01000000 L, H z, TOGGLECHK2 H, L TOGGLECHK1	<pre>; save first toggle bit data ; check toggle bit (D6) ; toggle bit = toggled? ; if not toggled, end processing ; save current toggle bit state</pre>
#### Toggle bi 'OGGLECHK: ld and ld 'OGGLECHKI ld cp j ld j	L, (XIX) L, 0y01000000 H, L : L, (XIX) L, 0y01000000 L, H z, TOGGLECHK2 H, L TOGGLECHK1	<pre>; save first toggle bit data ; check toggle bit (D6) ; toggle bit = toggled? ; if not toggled, end processing ; save current toggle bit state</pre>

(Example: Program to be loaded and executed in RAM Read data from address FE0000H.

;#### Flash memory read processing #### READ: Id WA, (0xFE0000) ; read data from flash memory

4. Electrical Characteristics

4.1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage	Vcc	–0.5 to 4.0	V
Input voltage	VIN	-0.5 to Vcc + 0.5	V
Output current (per pin)	IOL (other than Port8)	2	mA
	IOL (Port8)	20	mA mA
Output current (per pin)	IOH	-2	mA
Output current (total)	Σ IOL (other than Port8)	60)) mA
	Σ IOL (Port8)	80	mA
Output current (total)	ΣΙΟΗ	(+80	mA
Power dissipation (Ta = 85°C)	PD	600	mW
Soldering temperature (10 s)	TSOLDER	260	°C
Storage temperature	TSTG	-65 to 150	2 °
Operating temperature	TOPR	-40 to 85	0°
Number of Times Program Erase	N _{EW}	100	Cycle

Note: Absolute Maximum ratings are limiting values of operating and environmental conditions that should not be exceeded under the worst possible conditions. The equipment manufacturer should design so that no absolute maximum rating value is exceeded. Exposure to conditions beyond those listed above may cause permanent damage to the device or affect device reliability, which could increase potential risks of personal injury due to IC blowout and/or burning.

Solderability of lead free products

Test parameter	Test condition	Note
Solderability	Use of Sn-37Pb solder Bath Solder bath temperature =230°C, Dipping time = 5 seconds	Pass: solderability rate until forming \geq 95%
	The number of times = one, Use of R-type flux	
	Use of Sn-3.0Ag-0.5Cu solder bath	
	Solder bath temperature =245°C, Dipping time = 5 seconds The number of times = one, Use of R-type flux (use of lead free)	

4.2 DC Electrical Characteristics (1/2)

	Parameter	Symbol	Condition	on	Min	Typ. (Note)	Max	Unit
Power supply voltage			fc = 8 to 27 MHz	fs = 30 to	2.7			
	CC = DVCC VSS = DVSS = 0 V	VCC	fc= 8 to 16 MHz	34 kHz	2.2		3.6	V
Power s	supply voltage CC = DVCC SS = DVSS = 0 V e/program ons of flash memory	VCC	fc = 8 to 27 MHz Ta = -10 ~ 40°C	L	2.7		3.6	V
age	P0, P1, P2, P5, P62, P7, P8, P9, PA, PB	VIL1	Vcc ≥ 2.7 V Vcc < 2.7 V			\bigcirc	0.3 Vcc 0.2 Vcc	
Low-level input voltage	RESET , NMI , P60(INT0), P61(INT1)	VIL2	Vcc ≥ 2.7 V Vcc < 2.7 V			}	0.25 Vcc 0.15 Vcc	
level in	AMO, AM1	VIL3	Vcc ≥ 2.7 V Vcc < 2.7 V	<	-0.3	<	0.3	V
Low-	X1	VIL4	Vcc ≥ 2.7 V Vcc < 2.7 V	$\overline{(7)}$			0.2 Vcc 0.1 Vcc	
age	P0, P1, P2, P5, P62, P7, P8, P9, PA, PB	VIH1	Vcc ≥ 2.7 V Vcc < 2.7 V		0.7 Vcc 0.8 Vcc	P P	\mathcal{O}	
High-level input voltage	RESET , NMI , P60(INT0), P61(INT1)	VIH2	Vcc ≥ 2.7 V Vcc < 2.7 V		0.75 Vcc 0.85 Vcc	\mathcal{A}		
level in	AMO, AM1	VIH3	Vcc ≥ 2.7 V Vcc < 2,7 V		Vcc - 0.3 Vcc - 0.3		Vcc + 0.3	V
High.	X1	VIH4	Vcc ≥ 2.7 V Vcc < 2.7 V		0.8 Vcc 0.9 Vcc)		
Low-lev	vel output voltage	VOL	IOL = 1.6 mA IOL = 0.4 mA	Vcc ≥ 2.7 V Vcc < 2.7 V	\square		0.45 0.15 Vcc	V
High-le	vel output voltage	VOH	IOH = -400 μA	Vcc ≥ 2.7 V	Vcc – 0.3			V
Low-lev	vel output current (Port 8)	IOL	VOL = 1.0 V VOL = 1.0 V	Vcc ≥ 2.7 V Vcc ≥ 2.2 V			15 10	mA

Note: Ta = 25°C, Vcc = 3.0 V, unless otherwise noted.

Parameter	Symbol	Condition	Min	Typ. (Note 1)	Max	Unit
Input leakage current	ILI	$0.0 \leq V_{IN} \leq Vcc$		0.02	±5	
Output leakage current	ILO	$0.2 \leq V_{IN} \leq Vcc - 0.2$		0.05	±10	μA
Power down voltage (while RAM is being backed up in STOP mode)	VSTOP	V IL2 = 0.2 Vcc, V IH2 = 0.8 Vcc	2.2		3.6	V
	RRST	Vcc = 2.7 V to 3.6 V	100		400	1.0
RESET pull-up resistor	KKOT	Vcc = 2.2 V	200	$(\overline{\alpha})$	1000	kΩ
Pin capacitance	CIO	fc = 1 MHz	\sim) 10	pF
Schmitt width	VTH	$Vcc \ge 2.7 V$	0.4			v
RESET , NMI , INTO, INT1	VIII	Vcc < 2.7 V	0.3	$\langle \rangle \rangle$		v
NORMAL (Note 2)	lcc	Vcc = 2.7 V to 3.6 V		40	50	
IDLE2		VCC = 2.7 V 10 3.6 V fc = 27 MHz		30	38	mA
IDLE1				25	30	\supset
NORMAL (Note 2)		$V_{CC} = 2.2 V \text{ to } 3.6 V$		20	28	
IDLE2		VCC = 2.2 V to 3.6 V fc = 16 MHz	(//)	13		mA
IDLE1				9 🔿	(13/)/	
SLOW (Note 2)		Vcc = 2.2 V to 3.6 V	$\langle \rangle$	55	75	
IDLE2		VCC = 2.2 V 10 3.6 V fs = 32.768 kHz		40	60	μA
IDLE1		15 - 32.700 KHZ		35	45	
STOP		Vcc = 2.2 V to 3.6 V		$(\overline{\Omega})$	25	μA
Peak current by intermitt operation	Ісср-р	Vcc = 2.2 V to 3.6 V		20		mA

DC Electrical Characteristics (2/2)

Note 1: Ta = 25° C, Vcc = 3.0 V, unless otherwise noted.

Note 2: Test conditions for NORMAL and SLOW Icc: All blocks operating, output pins open, and input pin levels fixed.

When the program is operating by the flash memory, or when data reed from the flash memory, the flash memory operate intermittently. Therefore, it outputs a peak current like a following diagram, momentarily. In this case, the power supply current; Icc (NORMAL/SLOW mode) is the sum of average value of a peak current and a MCU current value.

When designing the power supply, set to a circuit which a peak current can be supplyed. In SLOW mode, a defference of peak current and average current is large.



4.3 AD Conversion Electrical Characteristics

AVCC=VCC、AVSS=VSS									
Parameter	Symbol	Condition	Min	Тур.	Max	Unit			
Analog reference voltage (+)	VREFH	$Vcc \geq 2.7V$	VCC-0.2V	VCC	VCC				
	VNEFTI	Vcc < 2.7 V	VCC	VCC	VCC				
Analog reference voltage $(-)$	VREFL	$Vcc \geq 2.7V$	VSS	VSS	VSS+0.2V	V			
	VREFL	Vcc < 2.7 V	VSS	vss	VSS				
Analog input voltage	VAIN		VREFL		VREFH				
Analog current for analog reference voltage		$Vcc \ge 2.7V$		0.94	1.35	mA			
<vrefon> = 1</vrefon>	IREF (VREFL=0V)	Vcc < 2.7 V	\geq	0.65	0.90	IIIA			
<vrefon> = 0</vrefon>		$V_{CC}{=}2.2V$ to $3.6V$		0.02	5.0	μA			
Total error		$Vcc \geq 2.7V$		±1.0	<u>+</u> 4.0	LSB			
(not including quantization error)	_	Vcc < 2.7 V	112	> ±1.0	±4.0				

Note 1: 1 LSB = (VREFH - VREFL)/1024 [V]

Note 2: Minimum operating frequency

The operation of the AD converter is guaranteed only when the high-fequency oscillator (fc) is used (not guaranteed with fs).

Note 3: The supply current flowing through the AVCC pin is included in the VCC pin supply current (Icc).

4.4 SIO Timing (I/O Interface Mode)

(1) SCLK input mode

Parameter		Cumhal	Equation		16 N	ИНz	27 N	ЛНz	Unit	
		Symbol	Min	Max	Min	Max	Min	Max	Unit	
SCLK period			tSCY	16X		1.0		0.59		μS
SCLK rising		taaa	$t_{SCY}/2 - 4X - 110$ (V _{CC} = 2.7 to 3.6 V)		140		38		20	
Output Data \rightarrow	/falling edge*	toss	$t_{SCY}/2 - 4X - 180$ (V _{CC} = 2.2 to 2.7 V)		70			Y	ns	
SCLK rising /falling edge*	\rightarrow	Output Data hold	tOHS	$t_{SCY}/2 + 2X + 0$		625		370		ns
SCLK rising /falling edge*	\rightarrow	Input Data hold	t _{HSR}	3X + 10		198	\mathbb{C}	121		ns
SCLK rising /falling edge*	\rightarrow	Valid Data hold	tSRD		tscy-0	$\langle \langle$	1000		592	ns
Valid data input /falling edge*	\rightarrow	SCLK rising /falling edge*	t _{RDS}	0	\overline{a}	0		0	2	ns

(2) SCLK output mode

Parameter		Sumbol	Eq	uation	16 N	MHz (27	ИНz	Unit	
		Symbol	Min	Max	Min	Max	Min	Max	Unit	
SCLK period			tSCY	16X	8192X	1.0	512	0.59	303	μs
Output Data	\rightarrow	SCLK rising /falling edge*	toss	t _{SCY} /2 - 40	\uparrow	460		256		ns
SCLK rising /falling edge*	\rightarrow	Output Data hold	tohs	t _{SCY} /2 - 40		460	/	256		ns
SCLK rising /falling edge*	\rightarrow	Input Data hold	tHSR	0		0		0		ns
SCLK rising /falling edge*	\rightarrow	Valid Data hold	tSRD	\sum	t _{SCY} – 1X – 180	\rangle	757		375	ns
Valid data input /falling edge*	\rightarrow	SCLK rising /falling edge*	tRDS	1X + 180	$\overline{0}$	243		217		ns



Note 1: SCLK rise or fall: Measured relative to the programmed active edge of SCLK.

Note 2: The values shown in the 27 MHz and 16 MHz columns are measured with $t_{SCY} = 16X$.

Note 3: In the above tables, the letter x represents the fFPH cycle period, which is half the system clock (fSYS) cycle period used in the CPU core. The fFPH cycle period varies depending whether the high-frequency or low frequency oscillator is used.

4.5 Timer/Counter Input (ECIN) Characteristics

Parameter	Symbol	Condition			Тур.	Max	Unit
Timer/counter input (ECIN1 to ECIN3 input)		Frequency measurement mode	Count on a single edge				
	tra	VCC = 2.7 to 3.6 V	Count on both edges			fc/2	MHz
	t _{TC1}	Frequency measurement mode	Count on a single edge		(fc/2 = max. 8MH		1011 12
		VCC =2.2 to 2.7 V	Count on both edges	- (()	

4.6 Interrupts

(1) $\overline{\text{NMI}}$, INT0 and INT1 interrupts

Parameter	Symbol	Equation		16 MHz	2	27 MHz Unit
		Min	Max	Min Max	Min	Max
Low pulse width for $\overline{\rm NMI}$, INT0, INT1	^t INTAL	4X + 40		290	188	ns
High pulse width for $\overline{\text{NMI}}$, INT0, INT1	^t INTAH	4X + 40		290	188	ns
			11			\sim

Note 1: Xc represents the cycle period of the high-frequency oscillator clock (fc).

Note 2: In the above table, the letter x represents the fFPH cycle period, which is half the system clock (fSYS) cycle period used in the CPU core. The fFPH cycle period varies depending whether the high-frequency or low frequency oscillator is used.

4.7 Flash Characteristics

(1) Rewriting

Parameter	Condition	Min	Тур	Max	Unit
Gurantee on Flash-memory rewriting	Vcc = 2.7V to 3.6V, fc = 8 to 27 MHz Ta = -10 to 40°C	_	_	100	Times

4.8 Recommended Crystal Oscillation Circuit

TMP91FW40FG is evaluated by below oscillator vender. When selecting external parts, make use of this information.

Note: Total loads value of oscillator is sum of external loads (C1 and C2) and floating loads of actual assemble board. There is a possibility of miss-operating using C1 and C2 value in below table. When designing board, it should design minimum length pattern around oscillator. And we recommend that oscillator evaluation try on your actual using board.



(2) TMP91FW40FG recommended ceramic oscillator

The TMP91FW40FG recommend the high-frequency oscillator by Murata Manufacturing Co., Ltd.

Please refer to the following URL http://www.murata.com/

5. Port Section Equivalent Circuit Diagrams

• Reading the circuit diagrams

Basically, the gate symbols written are the same as those used for the standard CMOS logic IC [74HCxx] series.

The dedicated signal is described below.

- STOP: This signal becomes active 1 when the HALT mode setting register is set to the STOP mode (SYSCR2<HALTM1:0> = "01") and the CPU executes the HALT instruction. When the drive enable bit SYSCR2<DRVE> is set to "1", however STOP remains at "0".
- The input protection resistance ranges from several tens of ohms to several hundreds of ohms.
- P0 (SEG24~SEG31), P1 (SEG16~SEG23), P2 (SEG8~SEG15), PB (SEG32~SEG39)



P61 (INT1)



■ XT1, XT2





6. Package

LQFP100-P-1414-0.50F

Unit: mm

