Contact us

在新窗口打开 在新窗口打开

Low-Power Design

IP Power Reduction

Toshiba reduces the power consumption of IP cores by adding unique clock control functionality based on the results of analysis of the structures and operations of clocks.

  • Deleting output flip-flops to reduce latency
  • Isolating clock controls interface-by-interface and stage-by-stage, and providing autonomous clock control during data transfer

Saving 60% active power

System Power Reduction

Toshiba helps you reduce the power consumption of your SoC using various technologies, including low-power cell libraries.

Low Power Implementation



To Top
·Before creating and producing designs and using, customers must also refer to and comply with the latest versions of all relevant TOSHIBA information and the instructions for the application that Product will be used with or for.