# 32-bit RISC Microcontroller

# **TXZ Family**

Reference manual RAM PARITY (RAMP-B)

**Revision 1.0** 

2018-06

**TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION** 



### Content

Preface	4
Related document	4
Conventions	5
Terms and Abbreviations	7
1. Outline	8
2. Composition	ε
3. Operation Description	g
3.1. Parity Data	g
3.2. Operation	g
3.3. Error detection	10
4. Registers	11
4.1. Register List	11
4.2. Detail of Registers	12
4.2.1. [RPARxCTL] (RAM parity control register)	12
4.2.2. [RPARxST] (RAM parity status register)	12
4.2.3. [RPARxCLR] (RAM parity status clear register)	13
4.2.4. [RPARxEAD0] (RAM parity error address register 0)	12
5. Example for use	15
5.1. Example 1	15
5.2. Example 2	15
6. Revision History	16
RESTRICTIONS ON PRODUCT USE	17



	List o	of Figures
Figure 2.1	Composition of RAM parity circuit	8
Figure 3.1	RAM parity operation	9
Figure 5.1	Example1 of RAM address	15
Figure 5.2	Example2 of RAM address	15
Table 0.4		of Tables
rable 2.1	Signal list	8
Table 6.1	Revision History	16



### **Preface**

#### **Related document**

Document name
Product Information
Exception



#### **Conventions**

• Numeric formats follow the rules as shown below:

Hexadecimal: 0xABC

Decimal: 123 or 0d123 – Only when it needs to be explicitly shown that they are decimal numbers.

Binary: 0b111 – It is possible to omit the "0b" when the number of bit can be distinctly

understood from a sentence.

• "\_N" is added to the end of signal names to indicate low active signals.

- It is called "assert" that a signal moves to its active level, "deassert" to its inactive level.
- When two or more signal names are referred, they are described like as [m: n].

Example: S[3: 0] shows four signal names S3, S2, S1 and S0 together.

• The characters surrounded by [1] defines the register.

Example: [ABCD]

• "n" substitutes suffix number of two or more same kind of registers, fields, and bit names.

Example:  $[XYZ1], [XYZ2], [XYZ3] \rightarrow [XYZn]$ 

• "x" substitutes suffix number or character of units and channels in the Register List.

In case of unit, "x" means A, B, and C ...

Example: [ADACR0], [ADBCR0],  $[ADCCR0] \rightarrow [ADxCR0]$ 

In case of channel, "x" means 0, 1, and 2 ...

Example:  $[T32A0RUNA], [T32A1RUNA], [T32A2RUNA] \rightarrow [T32AxRUNA]$ 

• The bit range of a register is written like as [m: n].

Example: Bit[3: 0] expresses the range of bit 3 to 0.

• The configuration value of a register is expressed by either the hexadecimal number or the binary number.

Example: [ABCD]<EFG> =0x01 (hexadecimal), [XYZn]<VW> =1 (binary)

• Word and Byte represent the following bit length.

Byte: 8 bits
Half word: 16 bits
Word: 32 bits
Double word: 64 bits

• Properties of each bit in a register are expressed as follows:

R: Read only W: Write only

R/W: Read and Write are possible

- Unless otherwise specified, register access supports only word access.
- The register defined as reserved must not be rewritten. Moreover, do not use the read value.
- The value read from the bit having default value of "-" is unknown.
- When a register containing both of writable bits and read-only bits is written, read-only bits should be written with their default value, In the cases that default is "-", follow the definition of each register.
- Reserved bits of the Write-only register should be written with their default value. In the cases that default is "-", follow the definition of each register.
- Do not use read-modified-write processing to the register of a definition which is different by writing and read out.



Arm, Cortex and Thumb are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved.



The Flash memory uses the Super Flash® technology under the license of Silicon Storage Technology, Inc. Super Flash® is registered trademark of Silicon Storage Technology, Inc.

All other company names, product names, and service names mentioned herein may be trademarks of their respective companies.



#### **Terms and Abbreviations**

Some of abbreviations used in this document are as follows:

RAM Random Access Memory

INT Interrupt



### 1. Outline

RAM parity function is as follows.

Function classification	Function	Description
	Parity data generation	Generate parity data and save, when write to RAM.
RAM parity control	Parity judgement	Detect error which is judged parity error when read from RAM.
Franciation	Error status	Status of each RAM area save to status register.
Error detection	Error occasion address	Address of error occurred save to address register.
Interrupt RAM Parity interrupt		INTPARIx is generated when parity error occurred.

## 2. Composition

A RAM parity circuit consists of a parity function control circuit, and parity generating and a judgment circuit.




Figure 2.1 Composition of RAM parity circuit

Table 2.1 Signal list

No	Symbol	Signal name	I/O	Related reference manual
1	INTPARIX	RAM Parity interrupt	Output	Exception, Product Information



### 3. Operation Description

RAM parity function generates parity data when write to RAM. And read RAM data with parity and do parity check (judgment) the parity. At that time, detected parity error, then generates RAM parity interrupt (INTPARIX).

### 3.1. Parity Data

1-bit parity is generated and added per byte data. Thus four bits parity data are generated and added per one word(32 bits).

Note: This circuit generates even parity. Cannot read and write parity data only.

### 3.2. Operation

Selection of enable/ disable of parity error function control can be performed in [RPARxCTL]<RPAREN>, and selection of enable/ disable of the interrupt output control when parity error detection can be performed in [RPARxCTL]<RPARF>.

[RPARxCTL]<RPAREN>=1 (parity error function enabled) and [RPARxCTL]<RPARF>=0 (interrupt disabled) after reset.

In order to use a parity function normally, initialize all area of RAM first (Note) and set up interrupt.

Note: Since the initial data of RAM is undefined, RAM initialization (data writing) is required with *[RPARxCTL]*<RPAREN>=1(enable) and *[RPARxCTL]*<RPARF>=0(disable interrupt) setting before RAM reading.




Figure 3.1 RAM parity operation



#### 3.3. Error detection

It can be observed that the RAM parity error was detected by occurrence of INTPARIx.

The RAM area that generated error can be observed by reading the RAM parity status register [RPARxST]<RPARFGn>=1 (error occurrence) in the INTPARIx interrupt service routine. By reading the RAM parity error address register [RPARxEADn] corresponding to the RAM area where the error occurred, a specific error occurrence address can be obtained.

Note: The quota address of RAM area is different for each product. Please refer to the reference manual "Product Information" for detail.



# 4. Registers

### 4.1. Register List

The control registers and their addresses are follows.

Dorinhoro	Channal/Unit	Base address			
Peripheral		Channel/Unit	Type1	Type2	Type3
DAM pority	RAMP	ch 0	0x400BBB00	-	0x40043000
RAM parity	RAMP	ch 1	-	0x400A3000	-

Note: The Channel/Unit and Base address type are different by products. Please refer to "Product Information" of the reference manual for the details.

Register Name	Base Address(Base+)	
RAM parity control register	[RPARxCTL]	0x0000
RAM parity status register	[RPARxST]	0x0004
RAM parity status clear register	[RPARxCLR]	0x0008
RAM parity error address register 0	[RPARxEAD0]	0x000C
RAM parity error address register 1	[RPARxEAD1]	0x0010
RAM parity error address register 2	[RPARxEAD2]	0x0014
RAM parity error address register 3	[RPARxEAD3]	0x0018
RAM parity error address register 4	[RPARxEAD4]	0x001C
RAM parity error address register 5	[RPARxEAD5]	0x0020
RAM parity error address register 6	[RPARxEAD6]	0x0024
RAM parity error address register 7	[RPARxEAD7]	0x0028



### 4.2. Detail of Registers

### 4.2.1. [RPARxCTL] (RAM parity control register)

Bit	Bit Symbol	After reset	Туре	Function
31:2	-	0	R	Read as "0"
1	RPARF	0	R/W	Interrupt output control at a parity error occurred (Note2)  1: Enabled  0: Disabled
0	RPAREN	1	R/W	Parity error detection function control (Note1)(Note2) 1: Enabled 0: Disabled

Note1: When set to <RPAREN>=0 (disabled), the parity generation and the parity storage, and the parity check (judgment) at RAM read are not executed.

Note2: Since the initial data of RAM is undefined, RAM initialization (data writing) is required with <RPAREN>=1(enabled) and <RPARF>=0(interrupt disabled) setting before RAM reading.

### 4.2.2. [RPARxST] (RAM parity status register)

Bit	Bit Symbol	After reset	Туре	Function
31:8	-	0	R	Read as "0"
7	RPARFG7	0	R	RAM parity error status flag 7 (RAM area 7) 1: Error occurs 0: No errors
6	RPARFG6	0	R	RAM parity error status flag 6 (RAM area 6) 1: Error occurs 0: No errors
5	RPARFG5	0	R	RAM parity error status flag 5 (RAM area 5) 1: Error occurs 0: No errors
4	RPARFG4	0	R	RAM parity error status flag 4 (RAM area 4) 1: Error occurs 0: No errors
3	RPARFG3	0	R	RAM parity error status flag 3 (RAM area 3) 1: Error occurs 0: No errors
2	RPARFG2	0	R	RAM parity error status flag 2 (RAM area 2) 1: Error occurs 0: No errors
1	RPARFG1	0	R	RAM parity error status flag 1 (RAM area 1) 1: Error occurs 0: No errors
0	RPARFG0	0	R	RAM parity error status flag 0 (RAM area 0) 1: Error occurs 0: No errors

Note1: If a parity error occurs, the flag <RPARFGn> of the RAM area containing the address of the data that caused the error is set to "1". Check the RAM parity error address register n ([RPARxEADn]) corresponding to <RPARFGn> that has become "1" for the actual error address.

Example: When n=0 "RAM parity error address register 0 ([RPARxEAD0])".

Note2: The status flag can be cleared by setting the corresponding bit in [RPARxCLR] register to "1".

Note3: When a status flag <RPARFGn>=1 (error occurs) and a parity error occurs in another address within the same area n, the parity error address storage register ([RPARxEADn]) is not updated.



### 4.2.3. [RPARxCLR] (RAM parity status clear register)

Bit	Bit Symbol	After reset	Туре	Function
31:8	-	0	R	Read as "0"
7	RPARCLR7	0	W	Clearing RAM parity error status flag 7 (RAM area 7) 0: - 1: Status is cleared. (Note1)
6	RPARCLR6	0	W	Clearing RAM parity error status flag 6 (RAM area 6) 0: - 1: Status is cleared. (Note1)
5	RPARCLR5	0	W	Clearing RAM parity error status flag 5 (RAM area 5) 0: - 1: Status is cleared. (Note1)
4	RPARCLR4	0	W	Clearing RAM parity error status flag 4 (RAM area 4) 0: - 1: Status is cleared. (Note1)
3	RPARCLR3	0	W	Clearing RAM parity error status flag 3 (RAM area 3) 0: - 1: Status is cleared. (Note1)
2	RPARCLR2	0	W	Clearing RAM parity error status flag 2 (RAM area 2) 0: - 1: Status is cleared. (Note1)
1	RPARCLR1	0	W	Clearing RAM parity error status flag 1 (RAM area 1) 0: - 1: Status is cleared. (Note1)
0	RPARCLR0	0	W	Clearing RAM parity error status flag 0 (RAM area 0) 0: - 1: Status is cleared. (Not 1)

Note1: The error status in RAM area is cleared by setting the corresponding bit to "1".

Note2: When the flag clearing and error occurrence at the same timing, the error detection is prior.

Note3: Check the error address before clearing the flag.



### 4.2.4. [RPARxEAD0] (RAM parity error address register 0)

The address which the error generated in the RAM area 0 is stored in [RPARxEAD0]. [RPARxEAD1] to [RPARxEAD7] is the same composition and operation.

Bit	Bit Symbol	After reset	Туре	Function
31:0	RPAREADD0	0x00000000	R	RAM parity error generated address 0x0000000: No errors. 0x200XXXXX: Address which is error occurs.

Note: While the error status flag [RPARxST]<RPARFG0> is "1", the error address [RPARxEAD0] <RPAREADD0> is not updated even if an error occurs in another address in the same area 0.



### 5. Example for use

### 5.1. Example 1

When the address "0x20000102" is read by 32-bit access, the contents of "0x20000102" to "0x20000105" are read. When a parity error occurs at address "0x20000104", the address "0x20000104" is stored in the RAM parity error address register [RPARxEADn].




Figure 5.1 Example1 of RAM address

### **5.2. Example 2**

When the address "0x20000102" is read by 32-bit access, the contents of "0x20000102" to "0x20000105" are read. When a parity error occurs at addresses "0x20000103" and "0x20000104", the address "0x20000103" is stored in the RAM parity error address register [RPARxEADn].

If a parity error occurs at more than one address during 32-bit access, the smallest address is stored. Parity error cannot be detected at the second and subsequent addresses.




Figure 5.2 Example2 of RAM address



# 6. Revision History

**Table 6.1 Revision History** 

Revision	Date	Description
1.0	2018-06-14	First release



#### RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY
  HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF
  HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for
  specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities,
  equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic
  signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to
  electric power, and equipment used in finance-related fields. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO
  LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any
  infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any
  intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR
  PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER,
  INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING
  WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2)
  DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR
  INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE,
  ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the
  design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass
  destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations
  including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export
  and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and
  regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please
  use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without
  limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF
  NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

2018-06-14 17 / 17 Rev. 1.0